



8		7				6				5				4				3				2				1										
D	BOMOPTION		P72 OASIS GOOD	P72 OASIS BETTER	P73 OASIS BEST	P72 MIRAGE GOOD	P72 MIRAGE BETTER	P73 MIRAGE BEST	<div>P72/73 (JUN 04 /2002)</div> <div><div><div>PAGE 1 : COVER PAGE (CONTENTS)</div><div>PAGE 2 : BLOCK DIAGRAM</div><div>PAGE 3 : PROCESSOR</div><div>PAGE 4 : CPU PLL CONFIGURATION</div><div>PAGE 5 : PANGEA PROCESSOR I/F</div><div>PAGE 6 : PANGEA SDRAM &amp; SO-DIMMS I/F &amp; SS CLK GEN</div><div>PAGE 7 : SDRAM ON-BOARD BANKS</div><div>PAGE 8 : SO-DIMM CONNECTOR</div><div>PAGE 9 : PANGEA AGP IF</div><div>PAGE 10 : PANGEA ETHERNET, FIREWIRE, PWR/GNDS</div><div>PAGE 11 : PANGEA BYPASS</div><div>PAGE 12 : PANGEA ATA, &amp; I/O BUS</div><div>PAGE 13 : PANGEA SER/AUD/USB, BOOTSTRAPS</div><div>PAGE 14 : PULL-UP/PULL-DOWN (1)</div><div>PAGE 15 : PULL-UP/PULL-DOWN (2)</div><div>PAGE 16 : MODEM &amp; HD/CD-ROM CONNECTORS</div><div>PAGE 17 : USB PORT</div><div>PAGE 18 : 10/100M ETHERNET PHY</div><div>PAGE 19 : FIREWIRE PHYSICAL LOGIC</div><div>PAGE 20 : CARDSLOT (WIRELESS) INTERFACE &amp; BOOTROM</div><div>PAGE 21 : PMU (POWER MANAGEMENT UNIT)</div><div>PAGE 22 : GRAPHICS CONTROLLER</div><div>PAGE 23 : GRAPHICS CONTROLLER POWER</div><div>PAGE 24 : LCD I/F</div><div>PAGE 25 : VIDEO CONNECTOR</div><div>PAGE 26 : IRDA/BT USB CONNECTOR</div><div>PAGE 27 : SNAPPER,CONTROL &amp; D/A</div><div>PAGE 28 : SNAPPER AUDIO, HEADPHONE DRIVER</div><div>PAGE 29 : SNAPPER AUDIO, MICROPHONE PREAMP</div><div>PAGE 30 : POWER SYSTEM ARCHITECTURE</div><div>PAGE 31 : DC POWER JACK</div><div>PAGE 32 : BATTERY CHARGER</div><div>PAGE 33 : BATTERY INTERFACE</div><div>PAGE 34 : POWER SUPPLY 3V/5V MAIN SWITCHERS</div></div><div><div>PAGE 35 : POWER SUPPLY LOAD FET SWITCHES</div><div>PAGE 36 : CORE SWITCHERS &amp; SUPER CAP CIRCUIT</div><div>PAGE 37 : ATI_CORE AND 2.5V_MAIN SWITCHERS</div><div>PAGE 38 : CPU_VCORE(1.2/1.4V) SWITCHERS</div><div>PAGE 39 : TOOLING HOLES</div><div>PAGE 40 : CONSTRAINTS -- POWER</div><div>PAGE 41 : CONSTRAINTS -- CPU BUS</div><div>PAGE 42 : CONSTRAINTS -- MEMORY BUS (1)</div><div>PAGE 43 : CONSTRAINTS -- MEMORY BUS (2)</div><div>PAGE 44 : CONSTRAINTS -- AGP &amp; FIREWIRE</div><div>PAGE 45 : CONSTRAINTS -- MISCELLANEOUS</div><div>PAGE 46 : NET ATTRIBUTES</div><div>PAGE 47 : REVISION HISTORY (1)</div><div>PAGE 48 : REVISION HISTORY (2)</div><div>PAGE 49 : REFERENCE DESIGNATOR LOCATION INDEX (1)</div><div>PAGE 50 : REFERENCE DESIGNATOR LOCATION INDEX (2)</div><div>PAGE 51 : REFERENCE DESIGNATOR LOCATION INDEX (3)</div><div>PAGE 52 : REFERENCE DESIGNATOR LOCATION INDEX (4)</div><div>PAGE 53 : REFERENCE DESIGNATOR LOCATION INDEX (5)</div></div></div>																											
	DD1X		X	X	X	X	X	X																												
	DD2X																																			
	600MHZ		X			X																														
	700MHZ			X	X		X	X																												
	OASIS		X	X	X																															
	MIRAGE					X	X	X																												
	MID OR HIGH RANGE NO PWRSTEP		X	X	X	X	X	X																												
	HIGH_PLL_RANGE_NO_PWRSTEP																																			
	MID OR HIGH RANGE PWRSTEP																																			
C	HIGH PLL PANGE PWRSTEP																																			
	LOW PLL RANGE																																			
	LOW OR MID PLL RANGE		X	X	X	X	X	X																												
	FIREWIRE		X	X	X	X	X	X																												
	NO FIREWIRE																																			
	PWRSTEP																																			
	NO PWRSTEP		X	X	X	X	X	X																												
	100MHZ		X	X	X	X	X	X																												
	66MHZ																																			
	3SBAT		X	X		X	X																													
B	4SBAT				X			X																												
	SWCHG																																			
	HWCHG		X	X	X	X	X	X																												
	OASIS_600		X																																	
	OASIS_700			X	X																															
	MIRAGE_600					X																														
	MIRAGE_700						X	X																												
	INTUSB		X	X	X	X	X	X																												
	NON PRODUCTION																																			
	SLOW_CHRG		X	X		X	X																													
A	FAST_CHRG				X			X																												
	128M		X	X	X	X	X	X																												
	256M																																			
	TBEN																																			
			PAGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26							
			REV	1.C	1.0	1.B	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.B	1.B	1.0	1.0	1.0	1.0	1.C	1.0	1.0	1.0	1.0	1.0	1.0							
			DATE	0604	0312	0522	0312	0312	0312	0312	0312	0312	0312	0312	0312	0312	0522	0522	0312	0312	0312	0312	0604	0312	0312	0312	0312	0312	0312							
			27	28	29	30	31	32	33	34	35	36	37	38	39	39	41	42	43	44	45	46	47	48	49	50	51	52	53							
			1.0	1.B	1.0	1.0	1.0	1.0	1.A	1.0	1.B	1.0	1.0	1.B	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.C	1.0	1.0	1.0	1.0	1.0							
			0312	0502	0312	0312	0312	0312	0402	0312	0522	0312	0312	0522	0312	0312	0312	0312	0312	0312	0312	0312	0604	0312	0312	0312	0312	0312	0312							
P/N:820-1320																																				
RFA # 222273																																				
ATC P/N:KK0U22701110U02																																				
ATC DRAWING NO.: U227-1-3-08																																				
8		7				6				5				4				3				2				1										

P. LEADER	APPROVED BY	CHECKED BY	PREPARED BY

 APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI:C ECS:1.C
		SCALE NONE	SHT 1	OF 53

# CORE SCHEMATIC PAGES



## LOCAL SCHEMATIC PAGES

# BLOCK DIAGRAM

---

DESCRIPTION:


ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

---

## NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




STATE ENCODING	CPU_VCORE_HI_OC	CPU_PLL_STOP_OC
HIGH SPEED	1	0
LOW SPEED	0	0
PLL OFF	X	1

BUS SPEED		66	100
CPU_PLL_CFG[0:4]	CORE:BUS RATIO		
00000	OFF		
00001	OFF		
00010	PLL BYPASS		
00011	PLL BYPASS		
00100	2.0:1	N/A	N/A
00101	2.5:1	N/A	N/A
00110	3.0:1	N/A	N/A
00111	3.5:1	N/A	N/A
01000	4.0:1	N/A	N/A
01001	4.5:1	N/A	N/A
01010	5.0:1	N/A	500
01011	5.5:1	N/A	550
01100	6.0:1	N/A	600
01101	6.5:1	N/A	650
01110	7.0:1	N/A	700
01111	7.5:1	500	750
10000	8.0:1	533	800
10001	8.5:1	567	850
10010	9.0:1	600	900
10011	9.5:1	633	950
10100	10.0:1	667	1000
10101	11.0:1	733	N/A
10110	12.0:1	800	N/A
10111	13.0:1	867	N/A
11000	14.0:1	933	N/A
11001	15.0:1	1000	N/A
11010	16.0:1	N/A	N/A
11011	17.0:1	N/A	N/A
11100	18.0:1	N/A	N/A
11101	19.0:1	N/A	N/A
11110	20.0:1	N/A	N/A
11111	OFF		



PLL_RNG[0:1]	PLL FREQUENCY RANGE
00	500-750 MHZ
01	750-1200 MHZ
10	UP TO 500 MHZ
11	RESERVED

SYSTEM	LOW SPEED PLL_RNG[0:1]	HIGH SPEED PLL_RNG[0:1]
LOW RANGE ONLY	10	10
LOW TO MID RANGE	10	00
LOW TO HIGH RANGE	10	01



```


CPU PLL CONFIGURATION
DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


```







BANK 0

SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI: C ECS:1.0
SCALE NONE	SHT 7	OF 53










PANGEA CORE


Pangea Core Bypass -- 16 0.01uF across each pair, 8 0.001uF on corners

+2\_5V\_MAIN




Pangea Processor I/F Bypass -- two per power/ground pair

+VIO\_CPUBUS\_MAIN




Pangea I/O Ring Bypass -- two per power/ground pair


+3V\_MAIN




+3V\_MAIN



+3V\_MAIN




+3V\_MAIN




Pangea AMVDD Bypass (one pair per pin)

40C6 10C7 +3V\_AMVDD\_PANGEA\_MAIN



+3V\_MAIN



Pangea Bypass

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	11	53

PANGEA CORE



PANGEA ATA BUS

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	12 OF 53
NONE		



PANGEA CORE



# PANGEA PULLUPS/PULLDOWNS

TO LOCATE UNUSED RPAK PINS REFERE TO COMPONENT LOCATIO CREF TABLE ON PAGE 49


## MAXBUS PULLS




SAHARA V2.0		
BVSEL	L1_TSTCLK	I/O VOLTAGE
B'0'	B'0'	N/A
B'0'	B'1'	1.2, 1.5, OR 1.8
B'1'	B'0'	3.3
B'1'	B'1'	2.5

NOTE:  
FOR SAHARA V1.1, L1\_TSTCLK  
MUST BE TIED TO A LOGICAL '1'


## AGP PULLS




## GPIO PULLS




## PMU PULLS



## MODEM PULLS



## ENET PULLS



NEW 4.7K RESISTORS CAN BE  
CHANGED INTO R-PACKS

R-PACKS CAN BE RE-PINNED

PULL-UP/PULL-DOWN (1)

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.B
SCALE	SHT	OF
NONE	14	53

TO LOCATE UNUSED RPAK PINS REFERE TO COMPONENT LOCATIO CREF TABLLE ON PAGE49





IIC BUS PULLUPS

CARDSLOT BUS PULLS

JTAG PULLS





PMU NOT RATED STRONG ENOUGH FOR 1K



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
630-3999	1	PCBA, BOOTBANGER, P72	J19	OASIS
511S0018	1	CONN, POPT, STR 20-P .8MM PITCH	J19	NONPRODUCTION

JTAG TEST PORT  
CONFIRM PULLUP VOLTAGE



PULL-UP/PULL DOWN(2)

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.B
SCALE	SHT	OF
NONE	15	53

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6130-C		ACI: C ECS:1.0
	SCALE	SMT	OF	
	NONE	16	53	



D

C

B


A

D


C

B

A




PLACE NEAR PANGEA



36B3 35D8 34C2 28C4 24D2 19D4 16C2  
46C7 40D6 38C5 38B8 38B3 37D4 37B4

+5V MAIN



C482  
0.1UF  
220P80%  
16V  
CERM  
603

C77  
0.1UF  
220P80%  
16V  
CERM  
603

L24  
FERRITE-500MA  
SM

L23  
FERRITE-500MA  
SM

L26  
FERRITE-1.5A  
SM

C483  
150UF  
20%  
10V  
ELEC  
SM

C67  
150UF  
20%  
10V  
ELEC  
SM

17D2  
17B1 USB\_GND

REAR

J7  
TH-2MT-1

USB\_DCM\_OUT  
USB\_DCP\_OUT  
USB\_GND

C301  
33PF  
50V  
CERM  
603

C294  
33PF  
50V  
CERM  
603

C292  
2200PF  
50V  
CERM  
603

C304  
0.001UF  
20%  
50V  
CERM  
603

LAYOUT NOTE: C292,C304 ARE EMC BY-PASS CAPS FOR J7

FRONT

J10  
TH-2MT-1

45C1 USB\_DAM\_OUT  
45C1 USB\_DAP\_OUT  
17D2 17A3 USB\_GND

C316  
33PF  
50V  
CERM  
603

C321  
33PF  
50V  
CERM  
603

C309  
2200PF  
50V  
CERM  
603

C328  
0.001UF  
20%  
50V  
CERM  
603

LAYOUT NOTE: C309,C328 ARE EMC BY-PASS CAPS FOR J10

USB PORT

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	17	53



10/100M ETHERNET PHY

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART











D

C

B

A


D

C


B

A

AGP BUS SERIES TERM




INVERTER CONNECTOR



EMC\_GND DETERMINED BY ATC LAYOUT

LCD I/F

DESCRIPTION:		
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6130-C	ACI: C ECS:1.0
SCALE	NONE	SHT	24 OF 53




Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE

NOTES:

DUE TO EMI CONCERNS,THE FOLLOWING PINS(WHICH ARE LOCATED OVER THE CORRECT PORTION OF THE VGA\_CHASS\_GND1 PLANE) ARE CONNECTED TO THE VGA\_CHASS\_GND1 PLANE AS WELL AS DIGITAL GROUND.....  
R90-2, C69-2, C70-2, C76-2, FL2-3/4, FL4-3/4, J12-1/4/6/14, C338-2, C339-2, C340-2, C344-2,



DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6130-C	ACI: C ECS:1.0
SCALE	NONE	SHT	25 OF 53



IRDA/BT USB CONNECTOR

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	26	53








SNAPPER AUDIO, MICROPHONE PREAMP


DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	29	53





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
110S2873	1	CHIP RES 1/16W 1% 2.87K 0603 ACI	R539	SLOW_CHRG
110S2613	1	CHIP RES 1/16W 1% 2.61K 0603 ACI	R539	FAST_CHRG

39C6 39C3 38D6 38C4 38C3 37D8 34D8 34D5 34B4 24A4 19D4 43A4 +PBUS

37D8 37C4 37B8 37B1 37A7 36C6 34D8 34C6 34C3 34C1 32C1 32B8 32B3 32B1 32A7 32A3 32A2 31D6 31C4 31C2 28B5 34B4 34B3 34A2 33C7 33B7 33B6 33B3 33A6 33A4 32D1 39B3 39A6

34C6 34D8 36C6 37A7 32D1 28B5 31C2 31C4 31D6 32A2 32A3 32A7 32B1 32B3 32B5 32C1 32C6 33A4 33A6 33B3 33B6 33B7 33C7 34A2 34B3 34B4 34C1 34C3 37B1 37B8 37C4 37D8 39A6 39B3

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
103S0568	1	CHIP RES 1/16W .1% 15.4K 0603 ACI	R495	3SBAT
103S0612	1	CHIP RES 1/16W .1% 11.3K 0603 ACI	R495	4SBAT
110S3012	1	CHIP RES 1/16W 1% 301 0603 ACI	R496	3SBAT
110S1502	1	CHIP RES 1/16W 1% 150 0603 ACI	R496	4SBAT

34C3 34C6 34D8 36C6 37A7 28B5 31C2 31C4 31D6 32A2 32A3 32A7 32B1 32B3 32B8 32C1 32C6 32D1 33A4 33A6 33B3 33B6 33B7 33C7 34A2 34B3 34B4 34C1 37B1 37B8 37C4 37D8 39A6 39B3

DESCRIPTION:  
ENGINEERING RELEASE P72/73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-6130-C

SHEET

32

REV.

ACI: C


ECS:1.0

OF

53




# BATTERY INTERFACE



# 3V/5V Main Switchers

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
126S2228	1	ELEC 220UF/16V 20%	C75	3SBAT
126S1024	1	ELEC 100UF/35V 20%	C75	4SBAT



## 3V/5V Main Switchers

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACT: C ECS: 1.0
SCALE	SHT	OF
NONE	34	53

D

C

B

A

D

C

B

A


38C5 38B8 38B3 37D4  
24D2 19D4 17B7 16C2  
37B4 36B3 34C2 28C4  
46C7 40D6

+5V\_MAIN

C456  
0.1UF  
1 2  
20%  
16V  
CERM  
603


POWER FOR:

TRACKPAD  
VGA DDC POWER




+5V\_HD\_SLEEP

38B8 35D4 34A8 27C8 21B6 7B7  
16A5 16B8 16D7




+5V\_CD\_SLEEP

16A3 16A6 16B2




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6




+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6



+5V\_IO\_SLEEP

21C3 21D2 25D8 28D5 35B2 40C6



D

C

B


A

D

C

B

A



SUPER CAP CIRCUIT

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6130-C

REV.

ACI: C  
ECS:1.0

SCALE

NONE

SHT

36

OF

53

34D8 34D5 34B4 32D5 24A4 19D4  
43A4 39C6 39C3 38D6 38C4 38C3

37B8 37B1 37A7 36C6 34D8 34C6  
33B7 33B6 33B3 33A6 33A4 32D1  
32A3 32A2 31D6 31C4 31C2 28B5  
32C6 32C1 32B8 32B3 32B1 32A7  
34C3 34C1 34B4 34B3 34A2 33C7  
39B3 39A6 37C4

ATI\_CORE\_MAIN 22A5 22C8 23D7 46B7

39B3 37D8 37B1 36C6 34C6 34C3 34C1 34B3 33C7 33B6 33A6 32D1 32C1 32B3 32A7 32A2 31C4 28B5 31C2 31D6 32A3 32B1 32B8 32C6 33A4 33B3 34B4 34C3 34D8 37A7 37C4 39A6

37D8 37C4 37B8 37B1 36C6 34D8 34C6 34C3 34C1 34B4  
32C1 32B8 32B3 32B1 32A7 32A3 32A2 31D6 31C4 31C2 28B5  
34B3 34A2 33C7 33B7 33B6 33B3 33A6 33A4 32D1 32C6  
39B3 39A6

VGA\_VCORE\_HI\_OC H : 1.8V  
L : 1.6V

+PBUS

PS\_GND

ATI\_CORE\_MAIN\_P

37B5 1715\_FB1

37C4 37B5 37A6 37B2

VGA\_VCORE\_HI

22B2 22C2

37C4 37B7 37B2 37A6

1715\_VCC

PS\_GND

MAX1715\_GND

1715\_OUT1

1715\_OUT2

MAX1715\_GND

+5V MAIN

PS\_GND

MAX1715\_GND

1715\_OUT2

MAX1715\_GND

40D6 38B8 37B4 35D8 28C4 19D4 16C2 17B7 24D2 34C2 36B3 38B3 38C5 46C7

MAX1715\_GND

1715\_OUT2

MAX1715\_GND

40C4 23D8 23D1 23A8 11D8 3B4 10D3 18D7 23B7 23D6 36B7

MAX1715\_GND

1715\_OUT2

MAX1715\_GND

40D6 38B8 37B4 35D8 28C4 19D4 16C2 17B7 24D2 34C2 36B3 38B3 38C5 46C7

MAX1715\_GND

1715\_OUT2

MAX1715\_GND


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF	REV.
NONE	37	OF	53

## D

A

A

SIZE	DRAWING NUMBER
------	----------------



D

C

B


A

D

C

B

A



TOOLING HOLES

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI: C ECS:1.0
	SCALE NONE	SHT 39	OF 53







SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	42	53

II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	42	53



AGP RELATED DOO-DAHS

CONSTRAINTS -- AGP, FIREWIRE

SIG_NAME	PULSE_PARAM / MAX_VIA_COUNT	MAX_EXPOSED_LENGTH / STUB_LENGTH	NET_SCHED	NET_SPACING_TYPE	DELAY_RULE	DELAY_RULE (THE SEQUENCE)
AGP_CLK	66 / 12	250 / 200	R213.1 U5.AG16	10 MIL SPACING	::3800:3900	5
PANGEA_AGP_CLK	66 / 3	250 / 200		10 MIL SPACING	::0225:0275	5
AGP_FB_IN	66 / 3	/ 200		10 MIL SPACING	::1325:1350	5
AGP_FB_OUT	66 / 3	/ 200		10 MIL SPACING	::0320:0335	5
AGPAD<31>	66 / 8	/ 200	U1.B11 U5.AK14	5 MIL SPACING	::3750:3980	
AGPAD<30>	66 / 8	/ 200	U1.E11 U5.AG14	5 MIL SPACING	::3750:3980	
AGPAD<29>	66 / 8	/ 200	U1.F12 U5.AG15	5 MIL SPACING	::3750:3980	
AGPAD<28>	66 / 8	/ 200	U1.C9 U5.AH14	5 MIL SPACING	::3750:3980	
AGPAD<27>	66 / 8	/ 200	U1.A9 U5.AJ15	5 MIL SPACING	::3750:3980	
AGPAD<26>	66 / 8	/ 200	U1.F11 U5.AH15	5 MIL SPACING	::3750:3980	
AGPAD<25>	66 / 8	/ 200	U1.A8 U5.AK16	5 MIL SPACING	::3750:3980	
AGPAD<24>	66 / 8	/ 200	U1.G11 U5.AK17	5 MIL SPACING	::3750:3980	
AGPAD<23>	66 / 8	/ 200	U1.B10 U5.AJ16	5 MIL SPACING	::3750:3980	
AGPAD<22>	66 / 8	/ 200	U1.A10 U5.AH18	5 MIL SPACING	::3750:3980	
AGPAD<21>	66 / 8	/ 200	U1.B9 U5.AK19	5 MIL SPACING	::3750:3980	
AGPAD<20>	66 / 8	/ 200	U1.B8 U5.AJ18	5 MIL SPACING	::3750:3980	
AGPAD<19>	66 / 8	/ 200	U1.E12 U5.AG18	5 MIL SPACING	::3750:3980	
AGPAD<18>	66 / 8	/ 200	U1.C8 U5.AJ19	5 MIL SPACING	::3750:3980	
AGPAD<17>	66 / 8	/ 200	U1.C11 U5.AH19	5 MIL SPACING	::3750:3980	
AGPAD<16>	66 / 8	/ 200	U1.A7 U5.AG19	5 MIL SPACING	::3750:3980	
AGPAD<15>	66 / 8	/ 200	U1.E14 U5.AJ22	5 MIL SPACING	::3020:3270	
AGPAD<14>	66 / 8	/ 200	U1.F14 U5.AH22	5 MIL SPACING	::3020:3270	
AGPAD<13>	66 / 8	/ 200	U1.C12 U5.AK22	5 MIL SPACING	::3020:3270	
AGPAD<12>	66 / 8	/ 200	U1.F15 U5.AG23	5 MIL SPACING	::3020:3270	
AGPAD<11>	66 / 8	/ 200	U1.C14 U5.AH23	5 MIL SPACING	::3020:3270	
AGPAD<10>	66 / 8	/ 200	U1.F13 U5.AK25	5 MIL SPACING	::3020:3270	
AGPAD<9>	66 / 8	/ 200	U1.A12 U5.AK23	5 MIL SPACING	::3020:3270	
AGPAD<8>	66 / 8	/ 200	U1.B12 U5.AH24	5 MIL SPACING	::3020:3270	
AGPAD<7>	66 / 8	/ 200	U1.B13 U5.AK27	5 MIL SPACING	::3020:3270	
AGPAD<6>	66 / 8	/ 200	U1.C15 U5.AK24	5 MIL SPACING	::3020:3270	
AGPAD<5>	66 / 8	/ 200	U1.B14 U5.AH26	5 MIL SPACING	::3020:3270	
AGPAD<4>	66 / 8	/ 200	U1.F16 U5.AG24	5 MIL SPACING	::3020:3270	
AGPAD<3>	66 / 8	/ 200	U1.A11 U5.AJ27	5 MIL SPACING	::3020:3270	
AGPAD<2>	66 / 8	/ 200	U1.A13 U5.AK26	5 MIL SPACING	::3020:3270	
AGPAD<1>	66 / 8	/ 200	U1.A14 U5.AH27	5 MIL SPACING	::3020:3270	
AGPAD<0>	66 / 8	/ 200	U1.B15 U5.AJ28	5 MIL SPACING	::3020:3270	
AGPADSTB<1>	66 / 8	/ 200	R779.2 U5.AG17	10 MIL SPACING	::0500:0550	
AGPADSTB<0>	66 / 8	/ 200	R778.2 U5.AH25	10 MIL SPACING	::0600:0650	
AGPSBA<7>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<6>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<5>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<4>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<3>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<2>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<1>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<0>	66 / 8	/ 200		5 MIL SPACING		
AGPSBSTB	66 / 5	/ 200		10 MIL SPACING	::4385:4490	
AGECBE<3>	66 / 8	/ 200	U1.F9 U5.AK18	5 MIL SPACING	::3750:3980	
AGECBE<2>	66 / 8	/ 200	U1.F9 U5.AK21	5 MIL SPACING	::3750:3980	
AGECBE<1>	66 / 8	/ 200	U1.A6 U5.AG22	5 MIL SPACING	::3020:3270	
AGECBE<0>	66 / 8	/ 200	U1.F10 U5.AJ24	5 MIL SPACING	::3020:3270	
AGPST<2>	66 / 8	/ 200	U1.A15 U5.AK12	5 MIL SPACING	::3500:4500	
AGPST<1>	66 / 8	/ 200	U1.G16 U5.AJ12	5 MIL SPACING	::3500:4500	
AGPST<0>	66 / 8	/ 200	U1.B15 U5.AG12	5 MIL SPACING	::3500:4500	
AGPPAR	66 / 8	/ 200	U1.A16 U5.AJ21	5 MIL SPACING	::3500:4500	
AGPFRAME*	66 / 8	/ 200	U1.B17 U5.AH20	5 MIL SPACING	::3500:4500	
AGPTRDY*	66 / 8	/ 200	U1.B16 U5.AK20	5 MIL SPACING	::3500:4500	
AGPIRDY*	66 / 8	/ 200	U1.C17 U5.AG20	5 MIL SPACING	::3500:4500	
PCISTOP*	66 / 8	/ 200	U1.E17 U5.AH21	5 MIL SPACING	::3500:4500	
AGPDEVSEL*	66 / 8	/ 200	U1.B7 U5.AG21	5 MIL SPACING	::3500:4500	
AGPIPE*	66 / 8	/ 200	U1.B5 U5.AG13	5 MIL SPACING	::3500:4500	
AGPRBF*	66 / 8	/ 200	U1.B6 U5.AH12	5 MIL SPACING	::3500:4500	

MIN\_LINE\_WIDTH

22C6

FIREWIRE RELATED DOO-DAHS

SIG_NAME	PULSE_PARAM / MAX_VIA_COUNT	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	
FW_XI	24.576 / 2	250	200	10 MIL SPACING	
FW_XO	24.576 / 2	250	200	10 MIL SPACING	
FW_LINK_SCLK	49.152 / 4	250	200	10 MIL SPACING	
PHYSCLK	49.152 / 4	250	200	10 MIL SPACING	
FW_LINK_D<7>	49.152 / 4		200		
FW_LINK_D<6>	49.152 / 4		200		
FW_LINK_D<5>	49.152 / 4		200		
FW_LINK_D<4>	49.152 / 4		200		
FW_LINK_D<3>	49.152 / 4		200		
FW_LINK_D<2>	49.152 / 4		200		
FW_LINK_D<1>	49.152 / 4		200		
FW_LINK_D<0>	49.152 / 4		200		
FW_LINK_CNTL1	49.152 / 4		200		
FW_LINK_CNTL0	49.152 / 4		220		
FW_LINK_LREQ	49.152 / 4		200		
PHYD7	49.152 / 4		200		
PHYD6	49.152 / 4		200		
PHYD5	49.152 / 4		200		
PHYD4	49.152 / 4		200		
PHYD3	49.152 / 4		200		
PHYD2	49.152 / 4		200		
PHYD1	49.152 / 4		200		
PHYD0	49.152 / 4		200		
PHYCNTL1	49.152 / 4		200	5 MIL SPACING	
PHYCNTL0	49.152 / 4		200	5 MIL SPACING	
PHYLREQ	49.152 / 4		200	5 MIL SPACING	

FIREWIRE DIFFERENTIAL THINGIES

SIG_NAME	PULSE_PARAM / MAX_VIA_COUNT	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	ECL	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PHYTPA0T	400 / 2	250		TRUE		PHYTPA0
PHYTPA0C	400 / 2	250		TRUE		PHYTPA0
PHYTPB0T	400 / 2	250		TRUE		PHYTPB0
PHYTPB0C	400 / 2	250		TRUE		PHYTPB0
PHYTPA0T_FL	400 / 2	250		TRUE		PHYTPA0_FL
PHYTPA0C_FL	400 / 2	250		TRUE		PHYTPA0_FL
PHYTPB0T_FL	400 / 2	250		TRUE		PHYTPB0_FL
PHYTPB0C_FL	400 / 2	250		TRUE		PHYTPB0_FL

CONSTRAINTS -- AGP, FIREWIRE

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	44	53



## D

D

## A

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6130-C		ACI: C ECS:1.0
	SCALE	SHT	OF	
	NONE	46	53	

8

7

6

5

4

3

2

1

REVISION HISTORY (1)

SAHARA QUAL PCB(REV:0.0)

1) CHANGE CPU FROM SIDEWINDER TO SAHARA

2) CHANGE VGA FROM ATI-M3 TO ATI-M6

3) CHANGE AUDIO FROM TUMBLER TO SNAPPER

PROTO (REV:0.1)

1) ACCORDING RADAR#2773492 - UPDATES TO THE P72 SCHEMATICS

2) ACCORDING RADAR#2774277 - P72 M6 SCHEMATICS FIXES FOR PROTO2

A) UNSTUFF R902,R903,R905

B) CHANGE R906 TO 100K AND PULL UP TO VDDC

C) STUFF R914,R916 FOR M6 16MB VERSION

D) ADD R1116(0OHM) BETWEEN C954 AND C955

E) UNSTUFF R395 AND Q56

3) ACCORDING RADAR#2775061 - CHANGE P72 TO HARDWARE CHARGING

4) ACCORDING RADAR#2777820 - NEW AVC CABLE CONNECTIONS

A) ADD U210(74LVC1G125),F100,Q210,Q211,C1210,R957,R958,R959 FOR NEW AVC CONNNECTOR.

5) ACCORDING RADAR#2780508 - CHANGE TO THE AUDIO POWER DOWN CIRCUIT

A) REMOVE R462,R599,R600,R601,R602,R603,C638,Q86,Q87

B) CONNECT U300/PIN8 TO DGND

C) CONNECT U300/PIN6 TO IO\_RESET\_L

D) CHANGE U4/PIN AA33 NAME FROM AUDIO\_HW\_RESET\_L TO PAN\_GPIO1

E) ADD 10K PULLUP FOR PAN\_GPIO1

6) ACCORDING RADAR#2779003 - ADD A BOM OPTION TO PREPARE FOR SAHARA DD2.0

7) ACCORDING RADAR#2780490 - NEW FAN SPEED CONTROL CIRCUIT

A) ADD U1200(ADM1030) AND Q1000 FOR NEW FAN CONTROL CIRCUIT

8) ACCORDING RADAR#2782007 - DASH MODEM PERFORMANCEIMPACTED BY VCORE SWITCHER

A) DISCONNECT ZH2 FROM GND

9) ACCORDING RADAR#2782669 - ADD OPTIONAL CONTROL FOR VCORE VLOTAGE

A) CHANGE U4/PIN AA33 NET NAME FROM PAN\_GPIO1 TO VCORE\_CTL

B) REMOVE THE NET NAME "CPU\_VCORE\_HI\_OC" FROM U1/PIN16

C) ADD R1552 BETWEEN U1/PIN16 AND THE NET "CPU\_VCORE\_HI\_OC"

D) ADD R1553(NOSTUFF) BETWEEN U1/PIN16 AND NET "VCORE\_CTL"

10) ACCORDING RADAR#2782721 - ADDITIONAL M6 CHANGES FOR OK TO FAB

A) ADD R954 FOR VGA CORE HI\_OC SIGNAL PULLUP

B) CHANGE Q1504/PIN2 CONNECTION FROM PS\_GND TO MAX1715\_GND

C) CHANGE THE NET NAME FROM VGA\_VCORE\_HI\_OC TO VGA\_VCORE\_HI

11) ACCORDING RADAR#2782641 - EXTERNAL VIDEO SCHEMATICS CHANGE

A) REMOVE R394,R393,R395,Q56,R392,C905

B) CHANGE R935,R936,R937 CONNECTION FROM U200/PIN AF22,AF23,AF24 TO U200/PIN AF14,AF15,AF16

C) REMOVE COMPVSS SIGNAL AND L36

12) ACCORDING RADAR#2784789 - PROTO BUILD BOM CHANGES

A) STUFF R803(113S1102),R805(113S1473,R820(113S1000),R1110,R1111,C1109,C1110,Q809,Q810

B) UNSTUFF R1115,R1112,Q211

C) CHANGE R539 TO 3.16K,1% (110S3163)

EVT (REV:0.2)

1) ACCORDING RADAR#2798007 - ADD AUDIO/CONTROL CONNECTOR

A) USE J900(NEW FOXCONN AUDIO JACK) TO REPLACE J13

B) ADD CONTROL CIRCUITS FOR I-POD

2) ACCORDING RADAR#2794270 - SCHEMATICS CHANGE-NEW BLUETOOTH CONN.

A) USE 4PIN J100 CONN TO REPLACE J100(6PIN)

B) CHANGE THE USB-D CIRCUITS FOR BLUETOOTH MODULE.

3) ACCORDING RADAR#2805677 - CHANGES FROM EVT LAYOUT REVIEW

A) ADD R1300 BETWEEN J200-1 AND PAN\_XIB

B) ADD BYPASS CAP C1100 NEAR U802 ON +3V\_CLKGEN\_SLEEP

C) MOVE RESISTORS R963,R964 AND R965 NEAR PANGEA

D) CHANGE C803,C804 AND C805 FORM 1.0U TO 10.0U WITH 0805 PACKAGE

E) ADD 4 MORE VIAS WHERE +3VCORE\_SLEEP OF C800,C801,C836

F) ADD AN EXTRA VIA ON PIN9 OF U32 TO GROUND

G) MAKE THE TRACE FROM PIN2 OF D31 GO FIRST TO PIN1 OF C156,THEN TO PIN2 OF R1557

H) MOVE R1555 CLOSER TO U1 AND L1

4) ACCORDING RADAR#2805288 - CHANGE TO OVERTEMP CIRCUIT

A) CHANGE R1206 FORM 39K TO 27K

5) ACCORDING RADAR#2805242 - ADD RESISTOR TO SCC RTS SIGNAL FOR TESTING PURPOSES

A) ADD R967 BETWEEN PIN1 OF U210 AND SCC\_RTSA\*

B) NAMED SLINK\_TX\_ENABLE\_L ON U210 PIN1

6) ACCORDING RADAR#2794331 - REMOVE BLEED CIRCUIT FOR VCORE RAIL

A) NOSTUFF C177,R15,Q6,C20,R11,Q8

7) ACCORDING RADAR#2804787 - SCHEMATIC CHANGE-MOVE FAN TO SLEEP RAIL

A) USE J900(NEW FOXCONN AUDIO JACK) TO REPLACE J13

8) ACCORDING RADAR#2801304 - RETURN JOLLY ROGER OPTION

A) CONNECT SCC\_RTSA\* TO PIN6 OF J2 THROUGH A NOSTUFF 0 OHM RESISTOR

B) CONNECT SCC\_RXDA TO PIN9 OF J2 THROUGH A NOSTUFF 0 OHM RESISTOR

C) CONNECT SCC\_TXDA\* TO PIN12 OF J2 THROUGH A NOSTUFF 0 OHM RESISTOR

D) CONNECT SCC\_DTRA TO PIN8 OF J2

E) CONNECT SCC\_TRXCA TO PIN14 OF J2

9) ACCORDING RADAR#2804786 - REMOVE CPU\_VOCRE\_LO\_OC CIRCUIT

A) REMOVE R832 AND Q808

10) ACCORDING RADAR#2803484 - ADD SLOW\_CHRG AND FAST\_CHRG BOM OPTION

A) ADD TWO ROW OF BOM OPTION FOR - SLOW\_CHRG FOR P72, FAST\_CHRG FOR P73

B) REMOVE THE HWCHG BOM FROM R539 AND ADD THE OMIT LABEL

C) ADD A BOM OPTION FOR R539 - SLOW\_CHRG 3.16K AND FAST\_CHRG 2.61K

11) ACCORDING RADAR#2792009 - REMOVE UNUSED SCC LINES FOR MODEM

A) REMOVE NETS SCC\_DTRA\* AND SCC\_TRXCA

B) KEEP THE PULLDOWN RESISTORS ON SCC\_GPIOA\* AND SCC\_TRXCA

12) ACCORDING RADAR#2800865 - I CAN'T CHARGE IPOD WHILE IB00K IS SLEEPING

A) ADD A 10BQ040 ,CATHODE CONNECT TO +FW\_VP\_FUSE\_SW AND ANODE TO +28V\_PWRBUS\_SW

13) ACCORDING RADAR#2802944 - ATI SUGGESTION FOR AGP SUSPEND

A) ADD A 0 OHM RESISTOR R966 BETWEEN AGP\_SUS\_STAT\_L\_PU AND AGPSTOP\*

14) ACCORDING RADAR#2803479 - CHANGE SOME TANTALUM AUDIO CAPS TO CERAMIC

A) CHANGE C607,C608 AND C391 FROM 1.0U TANT(127S1001) TO 1.0U CERMIC (132S1061)

15) ACCORDING RADAR#2803487 - MODIFICATION TO BATTERY CHARGING CIRCUIT

A) ADD A 0 OHM RESISTOR SERIES BETWEEN PIN12 OF U32 AND PIN2 OF D31

B) ADD A NOSTUFF 0.01U 003 CAP BETWEEN PIN4 OF Q73 AND PS\_GND

16) ACCORDING RADAR#2794253 - TBEN CIRCUIT-CHANGE D FLIP FLOPS TO JK

A) REPLACE THE DIVIDEBY THREE CIRCUIT WITH A DUAL J-K FLIP FLOP 74LVC109

17) ACCORDING RADAR#2800233 - CHANGE POWER SUPPLY FOR INTERNAL M6 DDR MEMORY

A) CHANGE THE VDDM OF M6 TO 2.5V. SO, UNSTUFF R949 AND STUFF R950

18) ACCORDING RADAR#2794264 - AC CONNECTOR WAKE FROM SLEEP CIRCUIT CAHNGE

A) MOVE F100 FROM PAGE 25 TO PAGE 28

B) REMOVE TP210 AND TP211

19) ACCORDING RADAR#2794755 - HSYNC AND VSYNC NEED TO BE MOVED TO DAC2

A) MOVE ATI\_VSYNC FROM PIN AE23 TO PIN AF13

B) MOVE ATI\_HSYNC FROM PIN AE24 TO PIN AE14

20) ACCORDING RADAR#2795893 - VGA\_VCORE\_HI NEEDS TO BE HIGH AT POWERON

A) CHANGE R956 TO 10K AND CONNECT TO +3V\_MAIN

21) ACCORDING RADAR#2795903 - UNSTUFFED COMPONENTS ON SCHEMATICS

A) UNSTUFF R1112 AND STUFF R1111,R1110,C1109,C1110,Q810 AND Q809

22) ACCORDING RADAR#2797834 - REMOVE PMU RESET BUTTON

A) NOSTUFF S4

23) ACCORDING RADAR#2754201- LENGTH CONSTRAINTS FOR CPU BUS SIGNALS

A) CHANGE THE CONSTRAINTS OF CPU BUS TO 2500:3500 AND THE MAX COUT OF VIA TO 5

24) ACCORDING RADAR#2794312 - FAN CIRCUITRY CHANGE

A) CHANGE THE NAME OF THERM\* TO THERM\_OD\*

B) CHANGE R1206 TO 39K

25) ACCORDING RADAR#2794262- INVESTIGATE M6 PLL POWER RAIL ARRANGEMENT

A) UNSTUFF R951 AND CONNECT +1\_8V\_PVDD\_MAIN TO +1\_8V\_LVDDR\_MAIN

26) ACCORDING RADAR#2794249 - NEW SPREAD SPECTRUM PART

A) CHANGE THE SPREAD SPECTRUM CHIP FROM IMI C9531 TO CYPRESS CY28507

B) ADD 2 RESISTORS - ONE BETWEEN PMU\_IIC\_CLK AND +3\_3V\_PMU

ANOTHER IS PMU\_IIC\_DAT AND +3\_3V\_PMU

27) ACCORDING RADAR#2779003 - ADD A BOM OPTION TO PREPARE FOR SAHARA DD2.0

A) SET DD1X BOM OPTION FOR P72/P73 AND CHANGE THE BOM OPTION OF Q800,Q801,R804,R805 TO DD1X

28) ACCORDING RADAR#2780490 - NEW FAN SPEED CONTROL CIRCUIT

A) ADD A NEW FAN CONTROL CIRCUIT ADM1030 TO REPLACE THE TWO THERMOSTATS

29) ACCORDING RADAR#2791511 - ADD PMU RESET FROM KEYBOARD CIRCUIT

A) ADD RESET FUNCTION BY PRESSING THE SHIFT-CONTROL-FN-POWER KEY TO REPLACE RESET SWITCH

30) ACCORDING RADAR#2794257 - CHANGE NAME OF AGPREF\_PD

A) CHANGE THE NAME OF AGPREF\_PD TO AGPREF\_PU

31) ACCORDING RADAR#2794329 - REMOVE BLEED CIRCUIT FOR ATI\_CORE\_MAIN

A) REMOVE THE CURRENT BLEED CIRCUIT FOR ATI\_CORE\_MAIN IN THE BOTTOM LEFT CORNER ON PAGE 37

DESCRIPTION:

ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D051-6130-C

ACI: C  
ECS:1.0

NONE4753

8

7

6

5

4

3

2

1

REVISION HISTORY (2)

32) ACCORDING RADAR#2791719 - SCHEMATIC CHANGE - REMOVE R1115  
A) REMOVE R1115 BECAUSE SLEEP\_L\_LS IS ALREADY PULLED UP TO 5V RAIL

33) ACCORDING RADAR#2792071 - REMOVE UNUSED RGB SIGNALS ON PAGE 22  
A) REMOVE THE UNUSED RGB SINGALS ON PAGE 22 (PIN AF22,AF23,AF24 ON M6) AND ADD NC FOR THEM

34) ACCORDING RADAR#2792085 - REMOVE OLD HP\_DETECT SIGNALS ON PAGE 22  
A) REMOVE THE COMPVID\_HP\_TEST AND COMPVID\_HP\_DETECT FROM PAGE 22 (AC20 AND AD20 ON M6)

DVT (REV:0.3)

1) ACCORDING RADAR#2843372 - ADD BACK FIREWIRE DIODE  
A) STUFF D1506

2) ACCORDING RADAR#2823008 - P72 EVT UNITS PLUG IN A BUS POWERED YANO FW HARD DRIVE - SCREEN GOES DARK. POWER PROBLEM  
A) CHANGE THE NET OF D1506 PIN1 FROM +28V\_PWRBUS\_SW TO CHRГ\_OUT AND NOSTUFF D1506  
B) CHANGE C160 FROM 0.01UF TO 0.1UF

3) ACCORDING RADAR#2838736 - SCHEMATIC CHANGE - 700 MHZ AND 1.5V  
A) CHANGE BOM TABLE OF CPU FROM 750MHZ TO 700MHZ  
B) REMOVE THE BOM OPTION ON R825  
C) CHANGE 600MHZ CPU VCORE TO 1.5V

4) ACCORDING RADAR#2840812 - CHANGE ALL MCLK LINES TO USE 0 OHM SEIES TERMINATION RESISTORS  
A) CHANGE R841,R843,R847 TO 0 OHM

5) ACCORDING RADAR#2831933 - P72 PLL RANGE CONFIGURATIONS  
A) ALL CONFIGS SHOULD NOW HAVE THE "MID" PLL RANGE OPTIONS (NO POWERSTEP)  
B) ADD "MID OR HIGH RANGE NO\_PWRSTEP" AND LOW OR MID PLL RANGE" ROW FOR P72 GOOD CONFIG  
C) REMOVE "LOW PLL RANGE" ROW UNDER THE P72 CONFIGURATION

6) ACCORDING RADAR#2830139 - P72 IMPLEMENT POWERPLAY ON M6 ON P72  
A) CHANGE C1505 TO 680P AND ADD C1521 1000P

7) ACCORDING RADAR#2831140 - P72 SCHEMAITC REVIEW ACTION ITEMS

8) ACCORDING RADAR#2824938 - REQUIRED WAKEUP PULSE ON P72 HEADPHONE JACK TAKES TOO LONG (H/W)  
A) CHANGE C1210 WITH 0.047UF CAP AND PACKAGE FROM 0805 TO 0603

9) ACCORDING RADAR#2829465 - AUDIO FIX - Q900  
A) PIN 2 AND 3 OF Q900 ARE REVERSED. PIN2 SHOULD CONNECT TO GROUND.

10) ACCORDING RADAR#2820867 - TBEN DIVIDE-BY-THREE SCHEMATIC REPAIR  
A) CHANGE NET OF U802 PIN1 AND PIN15 FORM +3V\_CLKGEN\_SLEEP TO CPU\_VCORE\_HI\_OC

11) ACCORDING RADAR#2825538 - KEYBOARD CHORD RESET OF PMU BOOTS  
A) CHANGE NET OF U800 PIN5 FROM FN\_KEY\_L TO OPTION\_KEY\_L  
B) NOSTUFF R19  
C) CHANGE R1554 FROM 1K(113S1103) TO 10K(113S1104)

12) ACCORDING RADAR#2828251 - PMU IIC PULLUPS WRONG AT EVT  
A) ADD R1120 10K RESISTOR BETWEEN +3V\_SLEEP AND THE SIGNAL PMU\_IIC\_DAT  
B) ADD R1121 10K RESISTOR BETWEEN +3V\_SLEEP AND THE SIGNAL PMU\_IIC\_CLK  
C) CHANGE THE VOLTAGE ON R1118-2 FROM +3\_3V\_PMU TO +3V\_CLKGEN\_SLEEP  
D) CHANGE THE VOLTAGE ON R1119-2 FROM +3\_3V\_PMU TO +3V\_CLKGEN\_SLEEP

13) ACCORDING RADAR#2829528 - UPDATE NO\_PWRSTEP BOM OPTION FOR NEW PLL RANGE BITS  
A) ADD R1122 10K (BETWEEN Q806 PIN2 AND PIN3) WITH "MID OR HIGH RANGE NO\_PWRSTEP"  
B) ADD R1123 4.7K (BETWEEN Q807 PIN2 AND PIN3) WITH "HIGH PLL RANGE NO\_PWRSTEP"  
C) CHANGE Q806 BOM OPTION TO "MID OR HIGH RANGE\_PWRSTEP"  
D) CHANGE Q807 BOM OPTION TO "HIGH PLL RANGE\_PWRSTEP"  
E) DELETE TWO ROWS ON PAGE 1 "MID RANGE\_PLL" AND "MID OR HIGH RANGE\_PLL"  
F) ADD 4 ROWS ON PAGE 1 - "MID OR HIGH RANGE NO\_PWRSTEP", "HIGH PLL NO\_PWRSTEP", "MID OR HIGH RANGE\_PWRSTEP", "HIGH PLL RANGE\_PWRSTEP"

14) ACCORDING RADAR#2830159 - FAST CHARGE FOR ALL SYSTEM CONFIGS  
A) CHANGE ALL SYSTEM CONFIGS TO USE THE FAST\_CHRG OPTION ON PAGE 1

15) ACCORDING RADAR#2841691 - SERIAL LINE REMAINSAT INTERMEDIATE LEVEL  
A) CHANGE R959 FORM 100K(113S1105) TO 470K (113S1475)  
B) CHANGE C1210 FROM 0.047UF (132S4743) TO 0.01UF (132S1045)

DVT2 (REV:0.4)

1) ACCORDING RADAR#2855154 - SNAPPER AUDIO CHIP NEEDS SEPARATE RESET  
A) ADD Q901,Q902 (2N7002), AND R1031 (100K,5%)  
B) CHANGE NET NAME OF U300 PIN6 FROM IO\_RESET\_L TO TAS\_RESET\_L

2) ACCORDING RADAR#2856224 - SCHEMATIC CHANGE - ARTRY PULL UP  
A) DISCONNECT ARTRY\* FROM RP101  
B) PULL UP ARTRY\* WITH 1K RESISTOR (R1032) TO +VIO\_CPU\_SLEEP

3) ACCORDING RADAR#2856231 - MORE BYPASS CAPACITORS ON SAHARA  
A) ADD C980,C981(10U 0805) FOR +VCORE\_SLEEP

4) ACCORDING RADAR#2862722 - INCREASE BANDWIDTH OF MICROPHONE AMPLIFIER  
A) CHANGE C1017 FROM 0.022UF TO 0.047UF  
B) CHANGE C1021 FROM 150P TO 47P  
C) CHANGE C1022 FROM 0.047UF TO 0.1UF  
D) CHANGE R1019 FROM 36K TO 10K

5) ACCORDING RADAR#2831587 - P72 EVT : POP HEARD WHEN PLUG HEADPHONES INTO ANALOG LINE OUT  
A) CHANGE R139 FROM 100K TO 470K

6) ACCORDING RADAR#2862391 - CHANGE NAME OF BOM OPTION  
A) CHANGE R1123 BOM OPTION TO "HIGH\_PLL\_RANGE\_NO\_PWRSTEP"  
B) CHANGE PAGE 1 BOM TABEL FROM "HIGH\_PLL\_RANGE\_NO\_PWRSTEP" TO "HIGH\_PLL\_RANGE\_NO\_PWRSTEP"

7) ACCORDING RADAR#2865479 - CHANGE CPU VCORE SETTING (LOW SETTING AND VOLTAGE POSITIONING)  
A) CHANGE R1531 FROM 1K TO 100K FOR P72 GOOD CONFIGURATION  
B) CHANGE R1535 FROM 100K TO 1K  
C) DELETE R1542 AND R1543  
D) ADD A 0 OHM RESISTOR R1560

PVT (REV: A)

1) ACCORDING RADAR#2868519 - SOUND LEVEL RESETS TO LOW - UPDATE FOR PVT  
B) ADD A NAND GATE 74LVC1G32 FOR AUDIO RESET CIRCUIT

2) ACCORDING RADAR#2874422 - FIREWIRE DEAD ON P25 AND P92 DVT  
A) ADD TWO QUAD DIODE FOR PHYTPA0T,PHYTPA0C,PHYTPB0T,PHYTPB0C

3) ACCORDING RADAR#2878614 - P72/P73 POPS FROM INTERNAL SPEAKERS POST AUDIO REWORK  
A) NOSTUFF D100 AND D101  
B) CHANGE C1026 AND C1027 FROM 0.047UF TO 0.1UF

4) ACCORDING RADAR#2882917 - FIREWIRE AND BATTERY CHARGING PROTECTION  
A) STUFF DZ8 AND DZ9  
B) CHANGE VALUE OF C467 TO 0.1UF

PVT (REV: A)

1) ACCORDING RADAR#2890158 - P72 DEPLETED BATTERY MAY NOT CHARGE IN SYSTEM  
A) CHANGE R518 AND R538 FROM 100K TO 93.1K

PVT2 (REV: A)

1) ACCORDING RADAR#2910360 - MATCH P72 SPEAKER AMP TO P92  
A) CHANGE C397 AND C402 FROM 0.01UF(132S1045) TO 0.047UF(132S4743)  
B) CHANGE R424 AND R431 FROM 27K(113S1274) TO 20.5K(110S2054)  
C) CHANGE R428 AND R423 FROM 47K(113S1474) TO 36K(113S1364)

2) ACCORDING RADAR#2917330 - ADD BOOTBANGER BOARD TO P72/73  
A) ADD OASIS AND MIRAGE OPTIONS TO THE BOM OPTION TABLE AT PAGE 1  
B) CHANGE THE BOM OPTION OF J19 FROM NONPRODUCTION TO OMIT AT PAGE 15  
C) ADD OMIT BOM OPTION TO R1531 AND R1535 AT PAGE 38.

RAMP (REV: B)

1) ACCORDING RADAR#2917330 - ADD BOOTBANGER BOARD TO P72/P73  
A) PAGE 38: CHANGE CPU VCORE SETTING TO 1.2V/1.5V  
B) PAGE 14: ADD MIRAGE BOMOPTION TO R268  
C) PAGE 15: ADD MIRAGE BOMOPTION TO R274

2) ACCORDING RADAR#2933296 - DIFFERENT CPU ACI P/N AND UPDATE SCH VERSION  
A) PAGE 1 : ADD OASIS AND MIRAGE BOMOPTIONS FOR P72/P73  
B) PAGE 3 : ADD MIRAGE CPU ACI P/N  
C) CHANGE SCHEMATICS VERSION TO B

3) ACCORDING RADAR#2933252 - CHNAGE THE FAN FET TO A STRONGER PART  
A) PAGE 35: CHANGE Q1001 FROM 2N7002 TO SI2302DS(372S0027)

RAMP (REV: C)

1) ACCORDING RADAR#2942313 - MORE POST-RAMP SCHEMATIC MODIFICATIONS  
A) PAGE 19: STUFF FIREWIRE PROTECTION DIODES DZ8 AND DZ9  
B) PAGE 16: CHANGE J2 ACI P/N TO 516S0002  
C) UPDATE SCHEMATICS VERSION TO REV.C

2) ACCORDING RADAR#2945017 - F3 BOOTROM  
A) PAGE 20: CHANGE BOOTROM ACI P/N TO 341S1036

8

7

6

5

4

3

2

1

REVISION HISTORY (2)

DESCRIPTION:  
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE  
D

DRAWING NUMBER  
051-6130-C

REV.  
ACI: C  
ECS:1.C

SCALE  
NONE

SHT  
48

OF  
53







		8		7		6		5		4		3		2		1																																												
D	*** Unit Cross-Reference *** --- for the entire design ---																																																											
	A1 CAP 13 A2 CAP 13 A3 CAP 11 A4 CAP 11 A5 CAP 11 A6 CAP 11 A7 CAP 11 A8 CAP 13 A9 CAP 11 A10 CAP 11 A11 CAP 11 A12 CAP 11 A13 CAP 11 A14 CAP 11 A15 CAP 5 A16 CAP 11 A17 CAP 11 A18 CAP 11 A19 CAP 11 A20 CAP 11 A21 CAP 11 A22 CAP 11 A23 CAP 11 A24 CAP 11 A25 CAP 11 A26 CAP 11 A27 CAP 11 A28 CAP 11 A29 CAP 11 A30 CAP 11 A31 CAP 11 A32 CAP 11 A33 CAP 11 A34 CAP 11 A35 CAP 11 A36 CAP 11 A37 CAP 11 A38 CAP 11 A39 CAP 11 A40 CAP 11 A41 CAP 11 A42 CAP 11 A43 CAP 11 A44 CAP 11 A45 CAP 11 A46 CAP 11 A47 CAP 13 A48 CAP 11 A49 CAP 11 A50 CAP 11 A51 CAP 11 A52 CAP 11 A53 CAP 11 A54 CAP 11 A55 CAP 13 A56 CAP 11 A57 CAP 11 A58 CAP 11 A59 CAP 6 A60 CAP 11 A61 CAP 11 A62 CAP 11 A63 CAP 11 A64 CAP 11 A65 CAP 11 A66 CAP 11 A67 CAP 11 A68 CAP 11 A69 CAP 11 A70 CAP 11 A71 CAP 11 A72 CAP 11 A73 CAP 11 A74 CAP 11 A75 CAP 11 A76 CAP 11 A77 CAP 11 A78 CAP 11 A79 CAP 11 A80 CAP 11 A81 CAP 11 A82 CAP 11 A83 CAP 11 A84 CAP 11 A85 CAP 11 A86 CAP 11 A87 CAP 11 A88 CAP 11 A89 CAP 11 A90 CAP 11 A91 CAP 11 A92 CAP 11 A93 CAP 11 A94 CAP 11 A95 CAP 11 A96 CAP 11 A97 CAP 11 A98 CAP 11 A99 CAP 11 A100 CAP 11 A101 CAP 11 A102 CAP 11 A103 CAP 11 A104 CAP 11 A105 CAP 11 A106 CAP 11 A107 CAP 11										A108 CAP 11 A109 CAP 11 A110 CAP 11 A111 CAP 11 A112 CAP 11 A113 CAP 11 A114 CAP 11 A115 CAP 11 A116 CAP 11 A117 CAP 11 A118 CAP 11 A119 CAP 11 A120 CAP 11 A121 CAP 11 A122 CAP 11 A123 CAP 11 A124 CAP 11 A125 CAP 11 A126 CAP 9 A127 CAP 9 A128 CAP 11 A129 CAP 11 A130 CAP 9 A131 CAP 11 A132 CAP 11 A133 CAP 11 A134 CAP 11 A135 CAP 11 A136 CAP 11 A137 CAP 11 A138 CAP 11 A139 CAP 11 A140 CAP 11 A141 CAP 11 A142 CAP 11 A143 CAP 11 A144 CAP 11 A145 CAP 11 A146 CAP 11 A147 CAP 11 A148 CAP 11 A149 CAP 11 A150 CAP 11 A151 CAP 11 A152 CAP 11 A153 CAP 11 A154 CAP 11 A155 CAP 11 A156 CAP 11 A157 CAP 11 A158 CAP 11 A159 CAP 11 A160 CAP 11 A161 CAP 11 A162 CAP 11 A163 CAP 11 A164 CAP 11 A165 CAP 11 A166 CAP 11 C1 CAP_P 35 C2 CAP 37 C3 CAP 37 C4 CAP 33 C5 CAP 18 C6 CAP 35 C7 CAP 35 C8 CAP 35 C9 CAP 18 C10 CAP 18 C11 CAP 21 C12 CAP 35 C13 CAP 18 C14 CAP 18 C15 CAP 18 C16 CAP_P 21 C17 CAP_P 18 C18 CAP 18 C19 CAP 18 C20 CAP 35 C21 CAP 18 C22 CAP 18 C23 CAP 35 C24 CAP 35 C25 CAP 18 C26 CAP 18 C27 CAP 18 C28 CAP 18 C29 CAP 18 C30 CAP 35 C31 CAP 35 C32 CAP 21 C33 CAP 21 C34 CAP 35 C35 CAP 35 C36 CAP 35 C37 CAP 21 C38 CAP 21 C39 CAP 16 C40 CAP 36 C41 CAP 21 C42 CAP 21 C43 CAP_P 3 C44 CAP 19 C45 CAP 19 C46 CAP 18 C47 CAP 19 C48 CAP 19 C49 CAP_P 19 C50 CAP 18 C51 CAP 19										C52 CAP 19 C53 CAP 19 C54 CAP 3 C55 CAP 3 C56 CAP 3 C57 CAP_P 3 C58 CAP 20 C59 CAP 34 C60 CAP 20 C61 CAP 20 C62 CAP 34 C63 CAP 20 C64 CAP_P 20 C65 CAP 20 C66 CAP 20 C67 CAP_P 17 C68 CAP 3 C69 CAP 24 C70 CAP 24 C71 CAP 37 C72 CAP 24 C73 CAP 24 C74 CAP 37 C75 CAP_P 33 C76 CAP 24 C77 CAP 17 C78 CAP 24 C79 CAP 37 C80 CAP 37 C81 CAP 35 C82 CAP 37 C83 CAP 27 C84 CAP 37 C85 CAP 35 C86 CAP 27 C87 CAP 30 C88 CAP_P 35 C89 CAP 30 C90 CAP_P 35 C91 CAP_P 36 C92 CAP_P 33 C93 CAP 23 C94 CAP 23 C95 CAP_P 23 C96 CAP_P 33 C97 CAP 30 C98 CAP 30 C99 CAP_P 33 C100 CAP_P 33 C101 CAP_P 33 C102 CAP 33 C103 CAP_P 33 C104 CAP 33 C105 CAP 36 C107 CAP 30 C108 CAP_P 22 C109 CAP 22 C110 CAP 22 C111 CAP 22 C112 CAP 22 C113 CAP_P 22 C114 CAP 22 C115 CAP_P 22 C116 CAP 22 C117 CAP 22 C118 CAP 22 C119 CAP 22 C120 CAP 22 C121 CAP 22 C122 CAP 22 C123 CAP 28 C124 CAP 22 C125 CAP 33 C126 CAP 33 C127 CAP 22 C128 CAP 28 C129 CAP 22 C130 CAP 22 C131 CAP 22 C132 CAP 32 C133 CAP 22 C134 CAP 22 C135 CAP 22 C136 CAP 32 C137 CAP 22 C138 CAP 22 C139 CAP 22 C140 CAP 32 C141 CAP 22 C142 CAP 22 C143 CAP 31 C144 CAP 32 C145 CAP 22 C146 CAP 32 C147 CAP 31 C148 CAP 32 C149 CAP 31 C150 CAP 22 C151 CAP_P 31 C152 CAP 31 C153 CAP 31 C154 CAP 31 C155 CAP 31 C156 CAP 31 C157 CAP_P 31 C158 CAP 37 C159 CAP 31 C160 CAP 31 C161 CAP 31 C162 CAP 37										C163 CAP 37 C164 CAP 37 C165 CAP 37 C166 CAP 37 C167 CAP 18 C168 CAP 18 C169 CAP_P 35 C170 CAP 34 C171 CAP 35 C172 CAP 35 C173 CAP_P 35 C174 CAP 37 C175 CAP 35 C176 CAP 18 C177 CAP 35 C178 CAP 37 C179 CAP_P 35 C180 CAP 37 C181 CAP 37 C182 CAP 18 C183 CAP 18 C184 CAP 18 C185 CAP_P 35 C186 CAP 21 C187 CAP 18 C188 CAP 21 C189 CAP_P 35 C190 CAP 19 C191 CAP 16 C192 CAP 21 C193 CAP 19 C194 CAP 16 C195 CAP 18 C196 CAP 16 C197 CAP_P 19 C198 CAP 18 C199 CAP 19 C200 CAP 36 C201 CAP 23 C202 CAP_P 3 C203 CAP_P 3 C204 CAP_P 3 C205 CAP 19 C206 CAP 23 C207 CAP 23 C208 CAP 18 C209 CAP 3 C210 CAP 3 C211 CAP 3 C212 CAP 3 C213 CAP 3 C214 CAP 3 C215 CAP 3 C216 CAP 3 C217 CAP 3 C218 CAP 3 C219 CAP 19 C220 CAP 3 C221 CAP 36 C222 CAP 36 C223 CAP 23 C224 CAP 7 C225 CAP 3 C226 CAP 3 C227 CAP 19 C228 CAP 8 C229 CAP 3 C230 CAP 3 C231 CAP 3 C232 CAP 3 C233 CAP 3 C234 CAP 3 C235 CAP 3 C236 CAP 3 C237 CAP 8 C238 CAP 3 C239 CAP 3 C240 CAP 19 C241 CAP 3 C242 CAP 3 C243 CAP 3 C244 CAP 3 C245 CAP_P 8 C246 CAP 3 C247 CAP 3 C248 CAP 19 C249 CAP 19 C250 CAP 3 C251 CAP 3 C252 CAP 3 C253 CAP 19 C254 CAP 19 C255 CAP 3 C256 CAP 8 C257 CAP 8 C258 CAP 19 C259 CAP 19 C260 CAP 3 C261 CAP 3 C262 CAP 3 C263 CAP 3 C264 CAP 3 C265 CAP 3 C266 CAP 3 C267 CAP 7 C268 CAP 7 C269 CAP 7 C270 CAP 7 C271 CAP 8 C272 CAP 3										C273 CAP 3 C274 CAP 3 C275 CAP 3 C276 CAP 3 C277 CAP 3 C278 CAP 3 C279 CAP 14 C280 CAP 3 C281 CAP 8 C282 CAP 3 C283 CAP 3 C284 CAP 3 C285 CAP 3 C286 CAP 3 C287 CAP 3 C288 CAP 3 C289 CAP 3 C290 CAP 3 C291 CAP 3 C292 CAP 17 C293 CAP 34 C294 CAP 17 C295 CAP 8 C296 CAP 34 C297 CAP 8 C298 CAP 7 C299 CAP 7 C300 CAP 7 C301 CAP 17 C302 CAP 36 C303 CAP 36 C304 CAP 17 C305 CAP 5 C306 CAP 8 C307 CAP 8 C308 CAP 5 C309 CAP 17 C310 CAP 8 C311 CAP 8 C312 CAP 7 C313 CAP 7 C314 CAP 7 C315 CAP 7 C316 CAP 17 C317 CAP 34 C318 CAP 21 C319 CAP 8 C320 CAP 8 C321 CAP 17 C322 CAP 21 C323 CAP 21 C324 CAP 6 C325 CAP_P 8 C326 CAP 21 C327 CAP 11 C328 CAP 17 C329 CAP 11 C330 CAP 8 C331 CAP 8 C332 CAP 11 C333 CAP 11 C334 CAP 7 C335 CAP 7 C336 CAP 8 C337 CAP 8 C338 CAP 24 C339 RES 24 C340 CAP 24 C341 CAP 11 C342 CAP 9 C343 CAP 11 C344 CAP 24 C345 CAP 11 C346 CAP 9 C347 CAP 9 C348 CAP 9 C349 CAP 17 C350 CAP 16 C351 CAP 27 C352 CAP 27 C353 CAP 13 C354 CAP 35 C355 CAP 27 C356 CAP 24 C357 CAP 24 C358 CAP 24 C359 CAP 24 C360 CAP 37 C361 CAP 35 C362 CAP 34 C363 CAP 35 C364 CAP 30 C365 CAP 27 C366 CAP 27 C367 CAP 27 C368 CAP 27 C369 CAP 35 C370 CAP 27 C371 CAP 27 C372 CAP 35 C373 CAP 35 C374 CAP 24 C375 CAP 24 C376 CAP 24 C377 CAP 24 C378 CAP 24 C379 CAP 24 C380 CAP 24 C381 CAP 24 C382 CAP 35										C383 CAP 30 C384 CAP_P 27 C385 CAP_P 27 C386 CAP_P 22 C387 CAP 33 C388 CAP 33 C389 CAP 33 C390 CAP 22 C391 CAP_P 27 C392 CAP 36 C393 CAP 27 C394 CAP 33 C395 CAP 27 C396 CAP 27 C397 CAP 27 C398 CAP 27 C399 CAP 33 C400 CAP 36 C401 CAP 33 C402 CAP 27 C403 CAP 26 C404 CAP 28 C405 CAP 26 C406 CAP 26 C407 CAP 26 C408 CAP 26 C409 CAP_P 26 C410 CAP 28 C411 CAP 28 C412 CAP_P 33 C413 CAP 22 C414 CAP 22 C415 CAP_P 22 C416 CAP 33 C417 CAP 33 C418 CAP_P 22 C419 CAP 26 C420 CAP 26 C421 CAP 26 C422 CAP 26 C423 CAP_P 26 C424 CAP 22 C425 CAP 26 C426 CAP 28 C427 CAP 32 C428 CAP 26 C429 CAP 31 C430 CAP 31 C431 CAP 31 C432 CAP 28 C433 CAP 31 C434 CAP 26 C435 CAP 32 C436 CAP 32 C437 CAP 26 C438 CAP 31 C439 CAP 26 C440 CAP 28 C441 CAP 32 C442 CAP 31 C443 CAP 28 C444 CAP_P 22 C445 CAP 22 C446 CAP 31 C447 CAP 26 C448 CAP 28 C449 CAP 26 C450 CAP 31 C451 CAP 31 C452 CAP 34 C453 CAP 26 C454 CAP 31 C455 CAP_P 31 C456 CAP 9 C457 CAP 34 C458 CAP 31 C459 CAP 32 C460 CAP 16 C461 CAP 26 C462 CAP 16 C463 CAP 31 C464 CAP 31 C465 CAP 16 C466 CAP 16 C467 CAP 31 C468 CAP 26 C469 CAP 28 C470 CAP_P 16 C471 CAP_P 16 C472 CAP 26 C473 CAP 21 C474 CAP 28 C475 CAP 32									
	C																																																											
B																																																												
A																																																												



8		7		6		5		4		3		2		1			
D	R459	RES	32	R574	RES	7	XW11	SHORT	27	D							
	R460	RES	26	R575	RES	7	XW12	SHORT_PAD	31								
	R461	RES	22	R576	RES	16	XW13	JUMPER	33								
	R462	RES	26	R577	RES	16	XW14	JUMPER	33								
	R463	RES	28	R578	RES	25	Y1	CRYSTAL	18								
	R464	RES	26	R579	RES	25	Y2	CRYSTAL_4PIN	21								
	R465	RES	23	R580	RES	36	Y3	CRYSTAL	21								
	R466	RES	22	R581	RES	36	Y4	CRYSTAL	19								
	R467	RES	32	R582	RES	36	Y5	CRYSTAL	13								
	R468	RES	28	RP1	RPAK4P	21	ZD1	SCREW_D83	37								
	R469	RES	28	RP2	RPAK4P	21	ZD2	HOLE158	37								
	R470	RES	24	RP3	RPAK4P	21	ZH1	276D103	37								
	R471	RES	23	RP4	RPAK4P	14	ZH2	HOLE158	37								
	R472	RES	23	RP5	RPAK4P	14	ZH3	276D103	37								
	R473	RES	31	RP6	RPAK4P	14	ZH4	276D103	37								
	R474	RES	31	RP7	RPAK4P	6	ZH5	276D103	37								
	R475	RES	31	RP8	RPAK4P	15	ZH6	276D103	37								
	R476	RES	26	RP9	RPAK4P	6	ZH7	276D103_3	37								
	R477	RES	31	RP10	RPAK4P	21	ZH8	276D103	37								
	R478	RES	23	RP11	RPAK4P	21	ZH9	276D103	37								
C	R479	RES	28	RP12	RPAK4P	21	C476	CAP_P	16	C							
	R480	RES	26	RP13	RPAK4P	21	C477	CAP	21								
	R481	RES	28	RP14	RPAK4P	14 15	C478	CAP_P	16								
	R482	RES	23	RP15	RPAK4P	14 15	C479	CAP	31								
	R483	RES	32	RP16	RPAK4P	14	C480	CAP	37								
	R484	RES	28	RP17	RPAK4P	8	C481	CAP	37								
	R485	RES	26	RP18	RPAK4P	8	C482	CAP	17								
	R486	RES	26	RP19	RPAK4P	14	C483	CAP_P	17								
	R487	RES	28	RP20	RPAK4P	6	C484	CAP	23								
	R488	RES	31	RP21	RPAK4P	15	C600	CAP	25								
	R489	RES	28	RP22	RPAK4P	6	C601	CAP	25								
	R490	RES	32	RP23	RPAK4P	6	C604	CAP	7								
	R491	RES	22	RP24	RPAK4P	20	C605	CAP	27								
	R492	RES	28	RP25	RPAK4P	12	C606	CAP	27								
	R493	RES	31	RP26	RPAK4P	12	C607	CAP_P	27								
	R494	RES	31	RP27	RPAK4P	12	C608	CAP_P	27								
	R495	RES	31	RP28	RPAK4P	12	C609	CAP	27								
	R496	RES	31	S1	DF13_2P_1_25V	21	R440	RES	26								
	R497	RES	22	S2	DF13_2P_1_25H	21	R441	RES	22								
	R498	RES	22	S3	RYC8220_2M	17	R442	RES	22								
R499	RES	22	S4	DF13_2P_1_25V	21	R443	RES	26									
B	R500	RES	22	SH1	SHORT	28	R444	RES	22	B							
	R501	RES	22	SH2	SHORT	26	R445	RES	33								
	R502	RES	22	T1	XFR_100BT_MDIX	18	R446	RES	26								
	R503	RES	22	T2	XFR_HM00_98734	33	R447	RES	22								
	R504	RES	34	TP1	TP	13	R448	RES	26								
	R505	RES	28	TP2	TP	10	R449	RES	26								
	R506	RES	32	TP3	TP	18	R450	RES	23								
	R507	RES	31	TP4	TP	18	R451	RES	26								
	R508	RES	34	TP5	TP	18	R452	RES	23								
	R509	RES	28	TP6	TP	18	R453	RES	14								
	R510	RES	31	TP7	TP	18	R454	RES	32								
	R511	RES	26	TP8	TP	18	R455	RES	22								
	R512	RES	32	TP9	TP	22	R456	RES	32								
	R513	RES	32	TP10	TP	22	R457	RES	23								
	R514	RES	26	TP11	TP	22	R458	RES	22								
	R515	RES	12	TP12	TP	22											
	R516	RES	12	TP13	TP	22											
	R517	RES	31	TP14	TP	22											
	R518	RES	32	TP15	TP	22											
	R519	RES	31	TP16	TP	22											
A	R520	RES	28	U1	MAX1636	35				A							
	R521	RES	12	U2	SIDEWINDER	3											
	R522	RES	12	U3	MAX1792	36											
	R523	RES	12	U4	PANGEA	5 6 9 10 12 13											
	R524	RES	12	U5	COMPARATOR_LMC7211	30											
	R525	RES	12	U6	DS1775	34											
	R526	RES	12	U7	COMPARATOR_LMC7211	30											
	R527	RES	16	U8	AMP_MAX4172	31											
	R528	RES	16	U9	AMP_MAX4172	31											
	R529	RES	12	U10	COMPARATOR_LMC7211	32											
	R530	RES	12	U11	AMP_LMC7111	31											
	R531	RES	12	U12	TRANSCEIVER_BCM5221	18											
	R532	RES	16	U13	M16C62_091598	21											
	R533	RES	32	U14	MAX6326	21											
	R534	RES	31	U15	TSB41AB1	19											
	R535	RES	31	U16	SDRAM_2MX16X4	7											
	R536	RES	31	U17	SDRAM_2MX16X4	7											
	R537	RES	31	U18	FEPR_1MX8	20											
	R538	RES	32	U19	SDRAM_2MX16X4	7											
	R539	RES	31	U20	SDRAM_2MX16X4	7											
R540	RES	31	U21	741G32	24												
R541	RES	22	U22	MAX1636	35												
R542	RES	22	U23	MK1708	22												
R543	RES	22	U24	MAX785	33												
R544	RES	22	U25	AUDIO_LM4863_SOI	27												
R545	RES	22	U26	ADC_CS5331	28												
R546	RES	22	U27	ADDAC_TLC320AD77C	26												
R547	RES	22	U28	RAGE_MOBILITY_M3	22												
R548	RES	13	U29	TAS3001C	26												
R549	RES	13	U30	OPAMP_TS924	28												
R550	RES	21	U31	VREG_LP2951	26												
R551	RES	35	U32	LTC1625	31												
R552	RES	7	U33	VREG_LP2951	26												
R553	RES	14	U34	AMP_LMC7111	31												
R556	RES	27	U35	74574	7												
R560	RES	7	U36	MAX4298	27												
R561	RES	7	U37	DS1775	34												
R562	RES	7	VR1	VREG_LP2951	36												
R563	RES	7	VR2	VREG_LP2951	36												
R564	RES	7	XW1	SHORT_PAD	33												
R565	RES	7	XW2	SHORT_PAD	33												
R566	RES	27	XW3	JUMPER	35												
R567	RES	27	XW4	JUMPER	33												
R568	RES	27	XW5	JUMPER	33												
R569	RES	27	XW6	JUMPER	31												
R570	RES	27	XW7	SHORT_PAD	35												
R571	RES	27	XW8	JUMPER	35												
R572	RES	24	XW9	SHORT_PAD	35												
R573	RES	7	XW10	JUMPER	27												
8		7		6		5		4		3		2		1			
												REFERENCE DESIGNATOR LOCATION INDEX (5)					
												DESCRIPTION:					
												ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC					
												NOTICE OF PROPRIETARY PROPERTY					
												THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING					
												I TO MAINTAIN THE DOCUMENT IN CONFIDENCE					
												II NOT TO REPRODUCE OR COPY IT					
												III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART					
												APPLE COMPUTER INC.		SIZE DRAWING NUMBER		REV.	
												D		051-6130-C		ACI: C	
												SCALE		SHT		OF	
												NONE		53		53	