



	8		7		6		5		4		3			2		1
	SIG_NAME	PULSE_PARAM	MAX_VIA_COUNT	NET_SCHED	DELAY_RULE	STUB_LENGTH/ ECL	NET_SPACING_TYPE]	SIG_NAME	PULSE_PARAM	MAX_VIA_COUNT	NET_SCHED	DELAY_RULE	STUB_LENGTH/ EC	L NET_SPACING_TYPE	
	_CPU_DATA<0>	100	5	U2.E2 U1.AJ15	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4	KEY PANGEA TIMING	100	5			TRU	5 MIL SPACING	
	CPU_DATA<1>	100	5	U2.D2 U1.AK6	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4	57.0_20	100	5	U2.N1 RP26.4 U1.AP16 U2.J19 R774.1 U1.AN14	::2300:4400	TRU		3D8 5D7 1
	_CPU_DATA<2>	100	5	U2.C1 U1.AJ9	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4	TS* TBST*	100	5	02.019 K774.1 01.AN14	::2300:4400	TRU		3D8 5D7 1
	CPU_DATA<3>	100	5	U2.A3 U1.AK14	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4		100	5	U2.N18 U1.AN20	::2300:4400	200 TRU	5 MIL SPACING	3B8 5B7 1
	CPU_DATA<4>	100	5	U2.B4 U1.AM6	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4	ARTRY*	100	5	U2.M3 R350.1 U1.AP14		200 TRU	5 MIL SPACING	3B8 5B7 1
	CPU_DATA<5>	100	5	U2.D6 U1.AH12	::2500:3500	200 TRUE	5 MIL SPACING 5 MIL SPACING	3B6 3B8 5D3 5D4	DBWO*	100	5		::2300:4400	200 TRU	5 MIL SPACING	OUT 3B8 5A4 1
	CPU_DATA<6>	100	5	U2.C6 U1.AN18	::2500:3500	200 TRUE	5 MIL SPACING 5 MIL SPACING	3B6 3B8 5D3 5D4		100	5	U2.L1 R353.1 U1.AN15	:::2900	200 TRU	5 MIL SPACING	3A6 5B7 1
	CPU_DATA<7>	100	5	U2.B6 U1.AM18	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4		100	5	U2.K2 R174.1	::2300:3500	200 TRU	5 MIL SPACING	3A3 3A6
	_CPU_DATA<8>	100	5	U2.A5 U1.AJ16	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4		100	4		::450:650	200 TRU		3A4 5B7 1
	CPU_DATA<9>	100	5	U2.C7 U1.AK8	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4	TA*	100	5	U2.M20 RP24.1 U1.AJ24	::2100:4200	200 TRU		3A6 5A4
	CPU_DATA<10> _CPU_DATA<11>	100	5	U2.A6 U1.AH16	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4	TEA*	100	5	U2.M2 RP26.2 U1.AP20		200 TRU		3A6 5A4
	_CPU_DATA<12>	100	5	U2.B7 U1.AH8	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5D3 5D4		100	5		::2500:3500	TRU		3C8 5B7
	_CPU_DATA<13>	100	5	U2.A7 U1.AM14	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5C4 5D3	11312	100	5		::2500:3500	TRU		3C8 5B7
	CPU DATA<14>	100	5	U2.C8 U1.AP3	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5C4 5D3	TT<2>	100	5		::2500:3500	TRU		3C8 5B7
	CPU_DATA<15>	100	5	U2.A8 U1.AJ10	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5C4 5D3	TT<3>	100	5	U2.K20 RP24.4 U1.AH26	::2500:3500	TRU	5 MIL SPACING	3C8 5B7
	_CPU_DATA<16>	100	5	U2.A9 U1.AN4	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5C4 5D3	TT<4>	100	5	U2.L20 U1.AP30	::2500:3500	200 TRU	5 MIL SPACING	3C8 5B7
	CPU_DATA<17>	100	5	U2.C9 U1.AJ12	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5C4 5D3	TSIZ<1>	100	5	U2.M19 U1.AN29	::2500:3500	200 TRU	5 MIL SPACING	3C8 5B7
	CPU_DATA<18>	100	5	U2.B9 U1.AM9	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 5C4 5D3	TSIZ<2>	100	5	U2.M18 U1.AH25	::2500:3500	200 TRU	5 MIL SPACING	3C8 5B7
	_CPU_DATA<19>	100	5	U2.A10 U1.AN13	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4	CPU_ADDR<0>	100	5	U2.C15 U1.AK23	::2500:3500	200 TRU	5 MIL SPACING	3D8 5D7
	_CPU_DATA<20>	100	5	U2.A11 U1.AK12	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4	CPU_ADDR<1>	100	5	U2.B16 U1.AP27	::2500:3500	200 TRU	5 MIL SPACING	3D8 5D7
	CPU_DATA<21>	100	5	U2.B12 U1.AK15	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4	CPU_ADDR<2>	100	5	U2.D15 U1.AP28	::2500:3500	200 TRU	5 MIL SPACING	3D8 5D7
	CPU_DATA<22>	100	5	U2.C12 U1.AM12	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4	_CPU_ADDR<3>	100	5	U2.B17 U1.AN26	::2500:3500	200 TRU	5 MIL SPACING	3D8 5D7
	CPU_DATA<23>	100	5	U2.A12 U1.AP4 U2.A13 U1.AH13	::2500:3500	200 TRUE	5 MIL SPACING 5 MIL SPACING	3A8 3B6 3B8 5C4	CPU_ADDR<4>	100	5	U2.A18 U1.AK24	::2500:3500	200 TRU	5 MIL SPACING	3D8 5D7
	CPU_DATA<24>	100	5	U2.C13 U1.AP5	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4 5D3	CPU_ADDR<5>	100	5	U2.C20 U1.AN24	::2500:3500	200 TRU	5 MIL SPACING	3D8 5D7
	_CPU_DATA<25>	100	5	U2.A14 U1.AH15	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4 5D3	_CPU_ADDR<6>	100	5	U2.D19 U1.AM26	::2500:3500	200 TRU	- 	3D8 5C7 51
	CPU_DATA<26>	100	5	U2.B14 U1.AN5	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4 5D3		100	5	U2.F17 U1.AJ23	::2500:3500	200 TRU		3D8 5C7 5I
	_CPU_DATA<27>	100	5	U2.A15 U1.AN6	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4		100	5	U2.E19 U1.AM24	::2500:3500	200 TRU		3D8 5C7 5I
	CPU_DATA<28> CPU_DATA<29>	100	5	U2.C14 U1.AP6	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4 5D3	_CPU_ADDR<9>	100	5	U2.F18 U1.AH23	::2500:3500	200 TRU		3D8 5C7 5I
	CPU_DATA<30>	100	5	U2.A16 U1.AJ13	::2500:3500	200 TRUE	5 MIL SPACING	3A8 3B6 3B8 5C4 5D3 3A8 3B6 3B8 5C4	_CPU_ADDR<10>	100	5	U2.F19 U1.AM23 U2.E20 U1.AN23	::2500:3500	200 TRU:	+	3D8 5C7 5I
	_CPU_DATA<31>	100	5	U2.B15 U1.AM15	::2500:3500	200 TRUE	5 MIL SPACING	5D3 5D3 3A8 3B6 3B8 5C4		100	5	U2.G18 U1.AJ22	::2500:3500	200 TRU		3D8 5C7 5D
	CPU_DATA<32>	100	5	U2.W15 U1.AJ17	::2500:3500	200 TRUE	5 MIL SPACING	5D3 3B6 3B8 3C7 5C4		100	5	U2.F20 U1.AN22	::2500:3500	200 TRU		3D8 5C7 5I
	CPU_DATA<33>	100	5	U2.Y16 U1.AN12	::2500:3500	200 TRUE	5 MIL SPACING	5D3 3B6 3B8 3C7 5C4		100	5	U2.G19 U1.AP26	::2500:3500	200 TRU		3D8 5C7 5D
	CPU_DATA<34>	100	5	U2.V14 U1.AN19	::2500:3500	200 TRUE	5 MIL SPACING	5D3 3B6 3B8 3C7 5C4	CPU_ADDR<14> CPU_ADDR<15>	100	5	U2.G20 U1.AP21	::2500:3500	200 TRU	5 MIL SPACING	3D8 5C7 5D
	_CPU_DATA<35>	100	5	U2.Y15 U1.AN17	::2500:3500	200 TRUE	5 MIL SPACING	5D3 3B6 3B8 3C7 5C4		100	5	U2.P20 U1.AH22	::2500:3500	200 TRU	5 MIL SPACING	3D8 5C7 5D
	CPU_DATA<36>	100	5	U2.W14 U1.AN11	::2500:3500	200 TRUE	5 MIL SPACING	5D3 3B6 3B8 3C7 5C4 5D3		100	5	U2.P19 U1.AM21	::2500:3500	200 TRU	5 MIL SPACING	3D8 5C7 5D
	CPU_DATA<37>	100	5	U2.Y14 U1.AH17	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B8 3C7 5C4	CPU_ADDR<18>	100	5	U2.R20 U1.AJ21	::2500:3500	200 TRU	5 MIL SPACING	OUT 328 3D8 50
	_CPU_DATA<38>	100	5	U2.V13 U1.AN10	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5C4	CPU_ADDR<19>	100	5	U2.P18 U1.AK20	::2500:3500	200 TRU	5 MIL SPACING	3C8 3D8 5C
	CPU_DATA<39>	100	5	U2.Y13 U1.AK17	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4	CPU_ADDR<20>	100	5	U2.T20 U1.AK21	::2500:3500	220 TRU	5 MIL SPACING	3C8 3D8 5C
	_CPU_DATA<40>	100	5	U2.Y12 U1.AN9	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4	CPU_ADDR<21>	100	5	U2.R19 U1.AN25	::2500:3500	200 TRU	5 MIL SPACING	3C8 3D8 50
	CPU_DATA<41>	100	5	U2.V12 U1.AP19 U2.W12 U1.AM17	::2500:3500 ::2500:3500	200 TRUE	5 MIL SPACING 5 MIL SPACING	3B6 3B7 3B8 5B4 5D3	CPU_ADDR<22>	100	5	U2.R18 U1.AP24	::2500:3500	200 TRU	5 MIL SPACING	3C8 3D8 50
	CPU_DATA<42>	100	5	U2.Y11 U1.AM8	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4	_CPU_ADDR<23>	100	5	U2.T19 U1.AP25	::2500:3500	200 TRU	5 MIL SPACING	OUT 3C8 3D8 50
	CPU_DATA<43>	100	5	U2.Y10 U1.AJ11	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4 5D3	_CPU_ADDR<24>	100	5	U2.R17 U1.AH20	::2500:3500	200 TRU		3C8 3D8 50
	CPU_DATA<44>	100	5	U2.W9 U1.AK18	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4 5D3	CPU_ADDR<25>	100	5	U2.U19 U1.AH21	::2500:3500	200 TRU	+	3C8 3D8 50
	CPU_DATA<45>CPU_DATA<46>	100	5	U2.V9 U1.AH14	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4	CPU_ADDR<26>	100	5	U2.V20 U1.AP23 U2.Y18 U1.AM20	::2500:3500	200 TRU:	+	3C8 3D8 50
	CPU_DATA<47>	100	5	U2.Y9 U1.AM5	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4 5D3 3B6 3B7 3B8 5B4	_CPU_ADDR<27>	100	5	U2.Y18 U1.AM20 U2.W17 U1.AJ20	::2500:3500	200 TRU		3C8 3D8 50
	CPU_DATA<48>	100	5	U2.Y8 U1.AH11	::2500:3500	200 TRUE	5 MIL SPACING	5D3 5D3 3B6 3B7 3B8 5B4 5D3	_CPU_ADDR<28>	100	5	U2.U15 U1.AN21	::2500:3500	200 TRU		3C8 3D8 50
	CPU_DATA<49>	100	5	U2.V8 U1.AK9	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4		100	5	U2.W16 U1.AJ19	::2500:3500	200 TRU		3C8 3D8 50
	_CPU_DATA<50>	100	5	U2.Y7 U1.AJ8	::2500:3500	200 TRUE	5 MIL SPACING	5D3 3B6 3B7 3B8 5B4	CPU_ADDR<30> CPU_ADDR<31>	100	5	U2.V15 U1.AP22	::2500:3500	200 TRU		3C8 3D8 50
	_CPU_DATA<51>	100	5	U2.W7 U1.AJ14	::2500:3500	200 TRUE	5 MIL SPACING	5D3 3B6 3B7 3B8 5B4 5D3	GBL*	100	5	U2.R2 RP24.3 U1.AP29	::2300:4400	TRU		3C8 3D8 5C
	_CPU_DATA<52>	100	5	U2.Y6 U1.AK11	::2500:3500	200 TRUE	5 MIL SPACING	5D3 3B6 3B7 3B8 5B4 5D3	CPU_DBG*	100	5			TRU	5 MIL SPACING	OUT 3C8 5B7
	CPU_DATA<53>	100	5	U2.V7 U1.AH9	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4	CPU_BG*	100	5	U2.Pl U1.AH19	::2300:4400	200 TRU	5 MIL SPACING	3D8 5D7
	_CPU_DATA<54>	100	5	U2.Y5 U1.AH10	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4	WT*	100	5	U2.Rl U1.AK26	::2300:4400	200 TRU	5 MIL SPACING	3B8 5B7
	CPU_DATA<55>	100	5	U2.W6 U1.AP10	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4	CI*	100	5	U2.T2 U1.AJ25	::2300:4400	210 TRU	5 MIL SPACING	3B8 5B7
	_CPU_DATA<56>	100	5	U2.V6 U1.AP12	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4								
	_CPU_DATA<57>	100	5	U2.W5 U1.AP8 U2.U6 U1.AP9	::2500:3500 ::2500:3500	200 TRUE	5 MIL SPACING 5 MIL SPACING	3B6 3B7 3B8 5B4						CONS	TRAINTS	- CPU BU
	_CPU_DATA<58>	100	5	U2.W4 U1.AP13	::2500:3500	200 TRUE	5 MIL SPACING 5 MIL SPACING	386 387 388 584								
	CPU_DATA<59>	100	5	U2.Y3 U1.AP11	::2500:3500	200 TRUE	5 MIL SPACING 5 MIL SPACING	386 387 388 584							NOTICE OF PROPRIETA	
	CPU_DATA<60>	100	5	U2.V1 U1.AN7	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4						AGREE	NFORMATION CONTAINED HEREIN RTY OF APPLE COMPUTER, INC. S TO THE FOLLOWING	
	CPU_DATA<61>	100	5	U2.U2 U1.AN8	::2500:3500	200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4							MAINTAIN THE DOCUMENT IN CO T TO REPRODUCE OR COPY IT	ONFIDENCE
	CPU DATA<62> CPU DATA<63>	100	5	U2.T1 R9.2 R10.1 U1.AF		200 TRUE	5 MIL SPACING	3B6 3B7 3B8 5B4 3B6 3B7 3B8 5B3							TO REVEAL OR PUBLISH IN WH	HOLE OR PART
	CPU DATAC637				2000 0000			011 3B0 3B7 3B0 3B3		CONSTRA	AINTS	- CPU BUS	S A	PPLE COMPUTER IN		6130-C REV. ACI
l		1	1	1	1		1	J							NONE SH.	41 53

8		7		6)		5		4		3		2			1	
SIG_NAME	PULSE_PARAM	MAX_VIA_COUNT	DELAY_RULE	STUB_LENGTH ECL	NET_SPACING_TYPE	NET_SCHED		SIG_NAME	PULSE_PARAM	MAX_VIA_COUNT	NET_SCHED	DELAY_RULE	MAX_EXPOSED_LENG	TH STUB_LENGT	H ECL	NET_SPACING_TYPE	
		6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AG1 J1.3 U23.2	8D5 7C3	PANGEAMCLK<0>	100	3 6		::300:500	250	100	TRUE		ош 6В2
MDATA<0>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AF3 J1.5 U23.4	6D38I 6D470 7D56I		100	3 6		::300:500	250	100	TRUE		OUT 6B2
MDATA<2>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	Ul.AF1 J1.7 U23.5	7D5 6I 6I 7I	4 PANGEAMCLK<2>	100	3 6 3 6		::300:500	250 250	100	TRUE		<u>от</u> 6В2
MDATA<3>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AE2 J1.9 U23.7	OUT	PANGEAMCLK<3>	100				250				онт 6В2
MDATA<4>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AE1 J1.13 U23.8	8D5 7D5 6I	3 6D4 7C3 7D5 8D5									
MDATA<5>	100	6	::1930:4400 ::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.AD2 J1.15 U23.10 U1.AD1 J1.17 U23.11	6D3 6D4										
MDATA<6>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AC2 J1.19 U23.13	/03	3 6D4 7C3 7D5 8D5									7C4
MDATA<7>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.Y1 J1.37 U23.42	6D470 7D56E	3 MCLK<0>	100	4 6		::1100:3500	250	100	TRUE		007 6D6
MDATA<9>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.Y2 J1.39 U23.44	61 71	4 MCLK<1> 5 8C5	100	4 0			250	100	IROE		6D6
MDATA<10>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.W1 J1.41 U23.45	0 ~ 5 6 5	3 7D5 8C5 3 4MCLK<3>	100	4 6		::1100:3500	250	100	TRUE		6C5
MDATA<11>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.W2 J1.43 U23.47	/D201	6D4 7C3 7D5 8C5									OUT
MDATA<12>	100	6	::1930:4400 ::1930:4400	200 TRUE	5 MIL SPACING	U1.V2 J1.47 U23.48	6C3 8C5										
MDATA<13>	100	6	::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.U2 J1.49 U23.50 U1.T1 J1.51 U23.51	7D560 7C3	3 6D4 7C3 7D5 8C5									
MDATA<14> MDATA<15>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.T2 J1.53	6D4	3 6D4 7C3 7D5 8C5									
MDATA<16>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	Ul.Rl Jl.83 U24.2	/ / / /										-OUT
MDATA<17>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.R2 J1.85 U24.4	6C3 6D471 7D560		100	4		::400:1200	1	200	TRUE	5 MIL SPACING	-OUT
MDATA<18>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.P3 J1.87 U24.5	6I OUT 8E	1	100	4		::400:1200		200	TRUE	5 MIL SPACING	6B8 6D2 6B8
MDATA<19>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.P2 J1.89 U24.7	8E 7E 8E 7E	J	100	4		::400:1200		200	TRUE	5 MIL SPACING	6B8 6D2 6D8 6D8
MDATA<20>	100	6	::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.N1 J1.93 U24.8 U1.N2 J1.95 U24.10	7D560 7C16I	3	100	4		::400:1200		200	TRUE	5 MIL SPACING	6D2 6B8
MDATA<21>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.M1 J1.97 U24.11	6C38E 6D470	M_ADDR<4>	100	4		::400:1200		200	TRUE	5 MIL SPACING	OUT 6A8
MDATA<22> MDATA<23>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.M2 J1.99 U24.13	8B560 7C16I	M_ADDR<5>	100	4		::400:1200		200	TRUE	5 MIL SPACING 5 MIL SPACING	OUT 6B8
MDATA<24>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.J2 J1.121 U24.42	6C37D 6D4 7D58E	M_ADDR<6>	100	4		::400:1200	+	200	TRUE	5 MIL SPACING 5 MIL SPACING	6A8 6D2
MDATA<25>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.H2 J1.123 U24.44	001 70 70 001 8A5 60	M_ADDR<7> M_ADDR<8>	100	4		::400:1200		200	TRUE	5 MIL SPACING	6A8 6D2
MDATA<26>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.G1 J1.125 U24.45	7C16I	5 M_ADDR<9>	100	4		::400:1200		200	TRUE	5 MIL SPACING	6A8 6D2 6A8 6D2
MDATA<27>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.G2 J1.127 U24.47	7D571	.5 M_ADDR<10>	100	4		::400:1200		200	TRUE	5 MIL SPACING	6A8
MDATA<28>	100	6	::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.F1 J1.131 U24.48 U1.F2 J1.133 U24.50	7D560 7C16I	3 4 M ADDR<11>	100	4		::400:1200		200	TRUE	5 MIL SPACING	6D2 6A8 6D2
MDATA<29>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.E1 J1.135 U24.51	6C38A 6D470	M_ADDR<12>	100	4		::400:1200		200	TRUE	5 MIL SPACING	6A8
MDATA<30> MDATA<31>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.H3 J1.137 U24.53	7C16I	TERM_M_ADDR<0>	100	8	RP23.2 J1.29 RP14.4 J1.31	::1100:3200		200	TRUE	5 MIL SPACING 5 MIL SPACING	OUT 6B7 7B4 7D5
MDATA<32>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AD3 J1.4 U22.2	6C37L 6D4 7D58L	TERM_M_ADDR<1>	100	8	RP15.1 J1.33	::1100:3200		200	TRUE	5 MIL SPACING	7D2
MDATA<33>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AD5 J1.6 U22.4	71 8D47A		100	8	RP14.3 J1.30	::1100:3200		200	TRUE	5 MIL SPACING	OUT 6A7 7B4 OUT 8C5
MDATA<34>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AC3 J1.8 U22.5	7A360 6D48I	3	100	8	RP15.2 J1.32	::1100:3200		200	TRUE	5 MIL SPACING	7D5
MDATA<35>	100	6	::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.AC5 J1.10 U22.7 U1.AC6 J1.14 U22.8	6C371 8D47	3 TERM M ADDR<5>	100	8	RP14.1 J1.34	::1100:3300		200	TRUE	5 MIL SPACING	6B7
MDATA<36>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AC7 J1.16 U22.10	7D560 7A36D	13 4 TERM M_ADDR<6>	100	8	RP21.1 J1.103	::1100:3200		200	TRUE	5 MIL SPACING	7C4
MDATA<37> MDATA<38>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	Ul.AB6 Jl.18 U22.11	6C38E 6D47A 6D47A	3 TERM_M_ADDR<7>	100	8	RP2.2 J1.104 RP21.2 J1.105	::1100:3200		200	TRUE	5 MIL SPACING 5 MIL SPACING	OUT 6A7 7C4
MDATA<39>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AB7 J1.20 U22.13	6B37I	4 TERM M ADDR<8>	100	8	RP21.3 J1.109	::1100:3200		200	TRUE	5 MIL SPACING	OUT 6A7 7B2
MDATA<40>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AA5 J1.38 U22.42	6D4 7D5	TERM M ADDR<9> TERM_M_ADDR<10>	100	8	RP21.4 Jl.111	::1050:3200		200	TRUE	5 MIL SPACING	00T 8B5 7C4 00T 6A7 7B2
MDATA<41>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.AA6 J1.40 U22.44	8C4	TERM_M_ADDR<11>	100	8	RP2.3 J1.112	::1100:3200		200	TRUE	5 MIL SPACING	7B2 8B5 7B2
MDATA<42>	100	6	::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.AA7 J1.42 U22.45 U1.AC1 J1.44 U22.47	7A36E	TERM_M_ADDR<12>	100	8	R208.2 J1.70			200	TRUE	5 MIL SPACING	7B2 6A7 7A4
MDATA<43>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.V3 J1.48 U22.48	6B37I 8C4	3 6D4 7A3 7D5 8C4									7C2 7C4
MDATA<44> MDATA<45>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.V5 J1.50 U22.50	/43	3 6D4 7A3 7D5 6C4									7D5 8C4
MDATA<46>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.V6 J1.52 U22.51	6D4 6D4 8C46E	3 6D4 7A3 7D5 8C4									
MDATA<47>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.W7 J1.54 U22.53	OUT 6B3										
MDATA<48>	100	6	::1930:4400 ::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.U3 J1.84 U25.2	7D56E	3 6D4 7B1 7D5 8B4									
MDATA<49>	100	6	::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.U5 J1.86 U25.4 U1.U6 J1.88 U25.5	OUT 8B4	2 (04 500 500 500									
MDATA<50> MDATA<51>	100	6	::1930:4400	TRUE	5 MIL SPACING	U1.U7 J1.90 U25.7	7D56E 7B1	3 6D4 7B1 7D5 8B4									
MDATA<52>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	Ul.R6 Jl.94 U25.8	6B3 6D4 6D3										
MDATA<53>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.R7 J1.96 U25.10	6D4 7	B1 7D5 8B4 D4 7B1 7D5 8B4									
MDATA<54>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.P5 J1.98 U25.11	OUT 6B3 6	D4 7B1 7D5 8B4									
MDATA<55>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.P6 J1.100 U25.13	OUT 6B3 6	D4 7B1 7D5 8B4									
MDATA<56>	100	6	::1930:4400	200 TRUE	5 MIL SPACING 5 MIL SPACING	U1.L6 J1.122 U25.42 U1.L7 J1.124 U25.44		D4 7B1 7D5 8B4									
MDATA<57>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.K6 J1.126 U25.45		04 7B1 7D5 8B4						CONSTRAI	NTS	MEMORY PAGE	(1)
MDATA<58> MDATA<59>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.K7 J1.128 U25.47		04 7B1 7D5 8A4 04 7A1 7D5 8A4								PROPRIETARY PRO	
MDATA<60>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.J3 J1.132 U25.48		D4 7A1 7D5 8A4						THE INFO PROPERTY AGREES	ORMATION CO Y OF APPLE TO THE FOLL	NTAINED HEREIN IS THE P COMPUTER, INC. THE POSS OWING	PROPRIETARY SESSOR
MDATA<61>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.J5 J1.134 U25.50		D4 7A1 7D5 8A4						I TO MA	INTAIN THE	DOCUMENT IN CONFIDENCE E OR COPY IT	
MDATA<62>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.J6 J1.136 U25.51	6B3 6	D4 7A1 7D5 8A4								E OR COPY IT R PUBLISH IN WHOLE OR PA	ART
MDATA<63>	100	6	::1930:4400	200 TRUE	5 MIL SPACING	U1.J7 J1.138 U25.53	<u>оот</u> 6ВЗ 6	D4 7A1 7D5 8A4				~		1	SIZE	DRAWING NUMBER	REV.
								CONS	STRAINTS	MEN	MORY PAC	3E 1	APPLE C	OMPUTER INC.	. D	051-6130-	·C ECS
													\sim		SCALI	NONE SHT 42	of 53





8		7		6			5		4		3		2		1
SIG_NAME	PULSE_PARAM	MAX_EXPOSED_LENGTH	ECL	DIFFERENTIAL_PAIR	MAX_VIA_COUNT	STUB_LENGTH	DELAY_RULE	NET_SPACING_TYPE		SIG_NAME	ECL	DIFFERENTIAL_PAI	R NET_SPACING_TYPE		
	66				6		::5170:5920	5 MIL SPACING		USB_DCM	TRUE	USB_DC			
UIDE DA<0>	66				6		::5170:5920	5 MIL SPACING	12B6 12C5	USB_DCP	TRUE	USB_DC		13C5 17D8	
UIDE DA<1> UIDE_DA<2>	66				6		::5170:6100	5 MIL SPACING	12B6 12C5 007 12A6 12C5	USB_DAM	TRUE	USB_DA		13C5 17D8 000 13C5 17B8	
UIDE_IORDY	66				6		::5170:5920	5 MIL SPACING	12A6 16B8	USB_DAP	TRUE	USB_DA		13C5 17B8	
UIDE CS0 L	66				6		::5170:5920	5 MIL SPACING	12A6 12C5						
UIDE CS1 L	66				6		::5170:5920	5 MIL SPACING	12A6 12C5						
UIDE RESET L	66				6		::1600:2000	5 MIL SPACING	12A6 12C5	USB_DCM_R	TRUE	USB_DC_R		17D5	
UIDE DIOW L	66				6		:::5920	10 MIL SPACING 10 MIL SPACING	12A6 12C5	USB_DCP_R 	TRUE	USB_DC_R		17D5	
UIDE DIOR L	66				6		::5170:5920	5 MIL SPACING	12A6 12C5	USB_DAP_R	TRUE	USB_DA_R USB_DA_R		17B5	
UIDE DMAACK L UIDE DMAREQ	66				6		::5170:5920	5 MIL SPACING	12A6 12B5 007 12A6 12D5			002_31_1		17B5	
UIDE IRO	66				6		::5170:5920	5 MIL SPACING	12A6 12D5						
UIDE_D<0>	66				6		::5170:5920	5 MIL SPACING	12B5 12B6	USB_DCM_OUT	TRUE	USB_DC_OUT		17D2	
UIDE_D<1>	66				6		::5170:5920	5 MIL SPACING	12B5 12B6	USB_DCP_OUT	TRUE	USB_DC_OUT		17D2	
UIDE_D<2>	66				6		::5170:5920	5 MIL SPACING	1285 1286	USB_DAM_OUT	TRUE	USB_DA_OUT		17B1	
UIDE D<3>	66				6		::5170:5920	5 MIL SPACING	12B5 12B6	USB_DAP_OUT	TRUE	USB_DA_OUT		17B1	
UIDE D<4>	66				6		::5170:5920	5 MIL SPACING	12B5 12B6						
UIDE D<5>	66				6		::5170:5920	5 MIL SPACING 5 MIL SPACING	12B5 12B6						
UIDE_D<6>	66				6		U1.J30:RP19.4:5170:5920		12A5 12B6 12B7						
UIDE D<7>	66				6		::5170:5920	5 MIL SPACING	12A5 12B6 12B7	SIG_NAME	NET_SCHED				
UIDE D<8>	66				6		::5170:5920	5 MIL SPACING	12B7 12B7 12B7 12B7		23.2 R324.1 U3.25 J11.30	20C2	SIG_NAME CB_CE2*	NET_SCHED U1.W28 RP43.4 J11.42	1206 1
UIDE D<10>	66				6		::5170:5920	5 MIL SPACING	12A5 12B6 12B7 12A5 12B6	_ IODATA CO>	25.2 R326.1 U3.26 J11.31	12D6 12D7 13 13B4 20B8 20 12D6 12D7 13	3B3		12B6 15 20C6 12B6 15
UIDE_D<11>	66				6		::5170:5920	5 MIL SPACING	12A5 12B6 12B7 12A5 12B6		27.2 R328.1 U3.27 J11.32	13B4 20B2 20 20C112D6 12	D8 D7 13B3 _CB_IORD*	U1.W33 RP43.1 J11.44	20C8 20C8 13B5 15
UIDE_D<12>	66				6		::5170:5920	5 MIL SPACING	12A5 12B6	IODATA<3> U1.T28 R3	29.2 R330.1 U3.28 J11.2	20C813B4 20 12D6 12D7 13	B2 20B8 20C1 BB3CB_IOWR*	U1.W34 RP43.2 J11.45	13B5 15
UIDE D<13>	66				6		::5170:5920	5 MIL SPACING	12A5 12B6		34.2 R335.1 U3.32 J11.3	13B4 20B2 20 12D6 12D7 13 13B4 20B2 20)C1		20B6 13C7 15 20B8
UIDE D<14>	66				6		::5130:5920	5 MIL SPACING	12A5 12B6		36.2 R327.1 U3.33 J11.4	13B4 20B2 20 20C812D6 12	D7 13B3 B2 20C1 20C8		DOID 13C \ 12
UIDE_D<15>	66				6		::5170:5920	5 MIL SPACING	12B7 12A5 12B6 12B7	U1.U29 R3	38.2 R339.1 U3.34 J11.5	200813B4 20 12D6 12D7 13 13B4 20B2 20	BB3 <u>CB_RESET</u>	U1.AE33 R306.2 J11.58	- 13C8 15
T UIDE RESET L	66				6	100	R300.2:710.1:3508:3858	5 MIL SPACING	12C4 16B6 16C7	_IODATA<7>	U1.T33 U3.35 J11.6 U1.N28 U3.21 J11.29	OUT	_CB_WAIT*	U1.Y34 R369.1 J11.59	20B6 20B6
MII TX CLK F	2.5,25		TRUE		4	100	::300:500	10 MIL SPACING	18D6	IOADDR<0> IOADDR<1>	U1.J34 U3.20 J11.28	12C6 20B8 20 12C6 20B3 20		U1.V29 RP44.2 J11.15	12C6 150 20B8
MII RX CLK F	2.5,25		TRUE		4		::300:500	10 MIL SPACING	18C6	IOADDR<2>	U1.M30 U3.19 J11.27	12C6 20B3 20		U1.Y33 RP44.1 J11.9	20B8 12C6 150 20C8
MII TX CLK	2.5,25	250	TRUE		4	100	:::6000	10 MIL SPACING	10C7 18D7	IOADDR<3>	U1.L32 U3.18 J11.26	12C6 20B3 20			20C8
MII_RX_CLK	2.5,25	250	TRUE		4	100	:::6000	10 MIL SPACING	10C7 18C7	IOADDR<4>	U1.K34 U3.17 J11.25	12C6 20B3 20			
MII_TPTDP	10,100				2	100		10 MIL SPACING 10 MIL SPACING	18D3	IOADDR<5>	U1.L33 U3.16 J11.24	13C5 20B3 20)B8		
MII TPTDN	10,100				2	100		10 MIL SPACING	18D3	IOADDR<6>	U1.N29 U3.15 J11.23 U1.M32 U3.14 J11.22	13B5 20B3 20			
MII TPRDP	10,100				2	100		10 MIL SPACING	18C3	IOADDR<7>	U1.L34 U3.8 J11.12	13B5 20B3 20			
MII_TPRDN									18C3	IOADDR<8>	U1.P28 U3.7 J11.11	13B5 20B3 20 13B5 20B3 20			
								2KV_ISO===100 MIL SPA	CING		U1.M33 U3.36 J11.8	13B5 20B3 20 13B5 20B3 20			
RJ45_TXP	10,100			RJ45_TX	2	100		1	18D1	IOADDR<11>	U1.P29 U3.6 J11.10	13B5 20B3 20 13B5 20B3 20			
RJ45 TXN	10,100			RJ45 TX	2	100		1	18D1	IOADDR<12>	U1.M34 U3.5 J11.21	13B5 20B3 20			
RJ45 RXP	10,100			RJ45_RX	2	100		1	18D1		U1.P30 U3.4 J11.13	13B5 20B3 20			
RJ45_RXN	10,100			RJ45_RX	2	100		1	18C1	IOADDR<14>	U1.N33 U3.3 J11.14	13B5 20B3 20			
										IOADDR<15>	U1.R28 U3.2 J11.20	13B5 20B3 20			
										_IOADDR<16>	U1.P32 U3.1 J11.19 U1.N34 U3.40 J11.46	13B5 20B3 20			
										IOADDR<17>	U1.N34 U3.40 J11.46 U1.R29 U3.13 J11.47	13B5 20B3 20			
DANI VID	18.432		TRUE		3		:::1000	10 MIL SPACING	1207	IOADDR<18>	U1.P33 U3.37 J11.48	13B5 20B3 20			
PAN_XIB PAN_XO	18.432		TRUE		2	100	:::1000	10 MIL SPACING	1387		U1.R30 U3.38 J11.49	13B5 20B3 20 13B5 20B3 20			
PAN_XT	18.432		TRUE		2		:::500	10 MIL SPACING	13B7 001 13B7				,50		
PMU 10MHZ XOUT	10		TRUE		2	100	:::1000	10 MIL SPACING	21B5						
PMU_10MHZ_XIN	10		TRUE		2	100	:::1000	10 MIL SPACING	21B5						
									_						
PMU_32KHZ_XOUT	0.032768		TRUE		2	100	:::1000	10 MIL SPACING	21B4						
PMU_32KHZ_XIN	0.032768		TRUE		2	100	:::1000	10 MIL SPACING	21B4						
											1		CONS	TRAINTS MISCEI	LLANEOUS
							2KV ISO =	== 100MIL	SPACING				N	OTICE OF PROPRIETARY	PROPERTY
									OF 2KV FOR	ETHERNET			THE IN	FORMATION CONTAINED HEREIN IS TO THE FOLLOWING	HE PROPRIETARY POSSESSOR
													I TO M	AINTAIN THE DOCUMENT IN CONFIDE	
T UIDE DIOW L	66				6		::5170:5920	10 MIL SPACING	12C4 16B6				• • • • • • • • • • • • • • • • • • •	TO REPRODUCE OR COPY IT TO REVEAL OR PUBLISH IN WHOLE O	OR PART
T UIDE DIOR L	66				6		::5170:5920	10 MIL SPACING	12C4 16B6				III NOT	SIZE DRAWING NUMBER	REV
													ADDLE COMPTEND STA	D 051-613	30-C AC
													APPLE COMPUTER INC	SCALE SHT	oF 53
														NONE	
8	1						5	I	4		3		2		

