## ME333 Homework 9

02/09/19

1. Pros:

Therapts can be faster than polling, ie,

polling uses more courcycles than an ISR.

The polling, some events may be everlooked, if more
than one event occurs before the polling code executes.

Therefally, polling execution takes more time.

Cons:-

The Polling is preferable if the event is expected occur at a time and is not random.

That and memory management issues may occur like data corruptions.

- 4. of the ISR function will be trended to first and then return to normal execution.
  - b). The ISR at priority level 4 will be tended to first and then the ISR with priority level 2.
  - cj. Again, the ISR at priority level 4 subpriority level 2 will be executed first. Subpriority levels do cause the arrent running ISR to be interrupted.
  - df. The arrest ISR will be interrupted by the priority level 6 ISR:

5. aj. The first thing the CPU does when an interrupt is generated, is to save the contents of the internal CPU registers into the RAM. Once the ISR is completed, the 'content' is copied back to the registers to continue normal execution.

b). When an interrupt occurs, the cpu switched to an extra set of registers called shadow register set and once the ISR is completed, the cpu switches back to the original unchanged registers.

8. aj. IECO SET = 0x0100; // ac obl << 8

IFSO(LR = 0x0100;

IPC2(LR = 0x001F; // dears prierity and

// Sub-Priority, if they were

// set sorething before.

IPC2SET = 0x0016; // or oboog10110

b). IEC1SET = 0x8000; // or 0b1 << 15 IFS1CLR = 0x8000; IPC8CLR = 0x1F << 24; IPC8SET = 0x19 << 24; G. IEC2SET = 0x0010; IFS2 CLR = 0x0010; IPC12CLR = 0x1F ZZ 8; // not neccessary IPC12SET = 0x1F ZZ 8;

J. IECO SET = 0x0800; IFSO CLR = 0x0800; IPC2 CLR = 0x1F 2224; IPC2 SET = 0x000E 2224; INT(ONSET = 0x0004; // or oboloo

13. 0x00010008; // (0b1 <<16) (0b1 <<3)