
# Testing Verilog on the CATBOARD on RPi Zero with CATBOARD 05/18/18

A Pizero with CATBOARD FPGA. The CATBOARD provides 2 PMOD connector and a 20 pin with 3.3 v & Grd and 18 I/Os.

### **ICOBARD RPI**



**CATBOARD RPI** 

## **GPIO**

## GPI01 RPi\_GPI0

| K11_0110                 |             |             |                 |             |
|--------------------------|-------------|-------------|-----------------|-------------|
| × 1 0                    | 3.3٧        | 57          | o <u>2</u>      | (+5V-RP1)   |
| BCM2_SDA 3               | BCM2_5DA    | 5V          | р <u>4</u>      | +5V-RP1     |
| BCM3_SCL) 5 o            | BCM3_SCL    | GND         | p <u>6</u>      | GND         |
| BCM4_GPCLK0 / O          | BCM4_GPCLK0 | BCM14_TXD   | 0 <u>B</u>      | BCM14_TXD   |
| GND) 9                   | GND         | BCM15_RXD   | 010             | (BCM15_RXD) |
| BCM17) 110               | BCM17       | BCM18_PCM_C | $0^{12}$        | BCM18_PCM_C |
| BCM27_PCM_0) 13          | BCM27_PCM_D | GND         | 0 <u>14</u>     | GND         |
| BCM22) 15 <sub>0</sub> 0 | BCM22       | BCM23       | 016             | ВСМ23       |
| ×1/0                     | 3.37        | BCM24       | 01B             | BCM24       |
| BCM10_MOSI) 190          | BCM10_M05I  | GND         | p <u>20</u>     | GND         |
| BCM9_MISO 210            | BCM9_MISO   | BCM25       | 0 <del>22</del> | BCM25       |
| BCM11_SCLK) 23           | BCM11_SCLK  | BCMB_CE0    | 0 <del>24</del> | BCMB_CEO    |
| GND) 250                 | GND         | BCM7_CE1    | 0 <del>26</del> | BCM7_CE1    |
| BCMO_ID_SD > 27          | BCM0_ID_SD  | BCM1_ID_SC  | 028             | BCM1_ID_SC  |
| BCM5) 29 <sub>0</sub>    | ВСМ5        | GND         | 030             | GND         |
| BCM6) 31 <sub>0</sub>    | ВСМ6        | BCM12       | <u>03∠</u>      | BCM12       |
| BCM13) 33                | BCM13       | GND         | D24             | GND         |
| BCM19_MISO) 35           | BCM19_MIS0  | BCM16       | 0 <u>36</u>     | BCM16       |
| BCM26) 37 <sub>0</sub>   | ВСМ26       | BCM20_MOSI  | 0 <u>38</u>     | BCM20_MOSI  |
| GND 390                  | GND         | BCM21_SCLK  | 0 <del>40</del> | BCM21_SCLK  |
|                          |             |             | J               |             |




Using a Pizero to program the FPGA.


Most of Verilog was written by Dan Gisselquist, Ph.D. from Gisselquist Technology, LLC. He is working with the ICOBARD which is a HX8K Lattice FPGA like the CATBOARD. The Verilog and C++ software is found at


URL: <a href="https://github.com/develone/catzip.git">https://github.com/develone/catzip.git</a>

```
File Edit Tabs Help
pi@pizero-1:~/catzip/rtl $ sudo config_cat pptest/speechpp.bin
OK: GPIO 25 exported
OK: GPIO 17 exported
OK: GPIO 22 exported
OK: SPI driver loaded
Setting GPIO directions
out
out
in
Setting output to low
Reseting FPGA
Checking DONE pin
Continuing with configuration procedure
263+1 records in
263+1 records out
135100 bytes (135 kB, 132 KiB) copied, 0.108344 s, 1.2 MB/s
Setting output to high
Checking DONE pin
pi@pizero-1:~/catzip/rtl $
```

In the speechpp.pcf set\_io i\_clk R9. Pin R9 on the icoboard ICE\_CLK is connected to IOB\_81\_GBIN5 on the right side of the image below.









Trying to chg set\_io i\_clk R9

# 100 MHz clock

To C8 USER\_CLK was causing the following error fatal error: bad constraint on 'i\_clk': no PLL at pin C8

### Post on #yosys

Pin C8 is my USER\_CLK comes from a 100MHz osc. It is connected to IOT\_197\_GBIN1 on HX8K. When I try using it for as an input to PLL I get the fatal error: bad constraint on `i\_clk': no PLL at pin C8.

Can only certain pins be used as inputs to PLL? daveshah

develonepi3: use the SB\_PLL40\_CORE instead of SB\_PLL40\_PAD variant (and REFERENCECLK in instead of PACKAGEPIN)

on the left side of the image below.

```
A9 | IOT_194

X F9 | IOT_196
                                                 ×J12 IOR_136
                                         5D_LDQM 137
                                                  ( J16
          IOT_197_GBIN1
                                                       IOR_138
                                            SD_CS H13
          IOT_198_GBIN0
                                                       IOR_139
     В9
                                                 ×H11 IOR_140_GBIN3
          IOT_199
    X D8 10T_200
                                                  H16 | IOR_141_GBIN2
     BB 10T_203
                                          SD_BS0 H14 IOR_142
1FD3 A7 IOT 205
                                                   G16 IOR 143
```

The verison of speechpp.bin uses a PPL to reduce the 100MHz Oscilator down to 66MHz.

```
wire clk_66mhz, pll_locked;
SB_PLL40_CORE #(
    .FEEDBACK_PATH("SIMPLE"),
    .DELAY_ADJUSTMENT_MODE_FEEDBACK("FIXED"),
    .DELAY_ADJUSTMENT_MODE_RELATIVE("FIXED"),
    .PLLOUT_SELECT("GENCLK"),
    .FDA_FEEDBACK(4'b1111),
    .FDA_RELATIVE(4'b1111),
                    // Divide by (DIVR+1)
   .DIVR(4'd8),
                    // Divide by 2^(DIVQ)
    .DIVQ(3'd4),
   .DIVF(7'd94),
                    // Multiply by (DIVF+1)
    .FILTER_RANGE(3'b001)
) plli (
    .REFERENCECLK (i_clk
    .PLLOUTCORE (clk_66mhz ),
    .LOCK
               (pll_locked ),
```

```
.BYPASS (1'b0 ),
.RESETB (1'b1 )
);
assign s_clk = clk_66mhz;
```

The ICOBOARD used **SB\_PLL40\_PAD** since a different **GBIN** was used,

Running "arm-netpport" on pizero-1 which receives the data from the FPGA in parallel using 11 gpio pins

Maps pins on FPGA to Pins on Rpi. These pins were different on the ICOBOARD.

```
set io i clk
set_io o_ledg[0] A9
set_io o_ledg[1] B8
set_io o_ledr B7
set_io i_pp_dir
                R3
set_io i_pp_clk
                T8
set_io io_pp_data[0] R4
set_io io_pp_data[1] T3
set_io io_pp_data[2] T13
set_io io_pp_data[3] T6
set_io io_pp_data[4] T5
set io io pp data[5] P9
set_io io_pp_data[6] T9
set_io io_pp_data[7] T11
set_io o_pp_clkfb T7
# define RASPI_DIR 28 //BCM20 PIN 38, GPIO.28 IOB_59 R3
# define RASPI_CLK 10 //BCM8 PIN 24, GPIO.10, IOB_75 T8
# define RASPI_D0 27 //BCM16 PIN 36, GPIO.27, IOB_63 R4
# define RASPI_D1 24 //BCM19 PIN 35, GPIO.24, IOB_61 T3
# define RASPI_D2 0 //BCM17 PIN 11, GPIO.0, IOB_94 T13
# define RASPI_D3 21 //BCM5 PIN 29,GPIO.21 ,IOB_73 T6
# define RASPI D4 22 //BCM6 PIN 31, GPIO.22, IOB 69 T5
# define RASPI_D5 4 //BCM23 PIN 16,GPIO.4, IOB_83 P9
# define RASPI_D6 5 //BCM24
                              PIN 18, GPIO.5, IOB_79 T9
# define RASPI D7 1 //BCM18 pin 12, GPIO.1, IOB 89 T11
# define RASPI D8 11 //BCM7 PIN 26, GPIO.11, IOB 75 T7
#define READ_FROM_ICO 0
#define WRITE TO ICO 1
```

The file "speech.hex" is read by the FPGA and sent to the pizero.

In addition, a remote host, using telnet can receive the data being sent from the FPGA. The command *"telnet pizero-1 8364"* 

But, in a larger sense, we can not dedicate-we can not consecrate-we can not hallow-this ground. The brave men, living and dead, who struggled here, have consecrated it, far above our poor power to add or detract. The world will little note, nor long remember what we say here, but it can never forget what they did here. It is for us the living, rather, to be dedicated here to the unfinished work which they who fought here have thus far so nobly advanced. It is rather for us to be here dedicated to the great task remaining before us-that from these honored dead we take increased devotion to that cause for which they gave the last full measure of devotion-that we here highly resolve that these dead shall not have died in vain-that this nation, under God, shall have a new birth of freedom-and that government of the people, by the people, for the people, shall not perish from the earth.

live. It is altogether fitting and proper that we should do this.