



*****Default*****

Catboard-PipelineC PMOD-Ethernet

03/07/25

*****Default*****

The current image which does work in the form matrix multiply.



Tested 02/28/25 in PipelineC repo.

```
devel@pi5-70:~/Catboard-PipelineC/pmod-ethernet/examples/net $ ./compile-work_test.sh
```

In file included from work_test.c:30:

work.h:26:10: **fatal error**: type_bytes_t.h/work_inputs_t_bytes_t.h/work_inputs_t_bytes.h: No such file or directory

```
26 | #include "type_bytes_t.h/work_inputs_t_bytes_t.h/work_inputs_t_bytes.h"
```

```
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
```

compilation terminated.

```
devel@pi5-70:~/Catboard-PipelineC/pmod-ethernet/examples/catboard/ice_makefile_pipelinec $
```

```
./build.sh
```

```
rm -f lextab.py
```

```
rm -f yaccstab.py
```

```
rm -f pll_clk_mhz.h
```

```
rm -f -r pipelinec_output
```

```
rm -f pipelinec.log
```

```
rm -f pll.v
```

```
rm -f *.json *.asc *.bin *.uf2
```

```
rm -f yosys_stderr.log
```

```
rm -f dfu_util.log
echo "#define PLL_CLK_MHZ 25.0\n" > pll_clk_mhz.h
/home/devel/PipelineC/src/pipelinec ethernet_top.c --top pipelinec_top --out_dir pipelinec_output --
comb --no_synth > pipelinec.log
/home/devel/oss-cad-suite/bin/icepll -q -i 100 -o 25.0 -m -f pll.v
/home/devel/oss-cad-suite/bin/yosys -l simple.log -q -m ghdl -p "ghdl --std=08 -frelaxed `cat
pipelinec_output/vhdl_files.txt` -e pipelinec_top; read_verilog -sv ethernet_top.v;
synth_ice40 -top ethernet_top -json gateway.json" 2> yosys_stderr.log
/home/devel/oss-cad-suite/bin/nextpnr-ice40 -l nextpnr.log -q --randomize-seed --hx8k --package
ct256 --pcf ice40.pcf --json gateway.json --asc gateway.asc --pre-pack eth_clocks.py
/home/devel/oss-cad-suite/bin/icepack gateway.asc gateway.bin
```

```
devel@pi4-28:~/Catboard-PipelineC/pmod-ethernet/examples/catboard/ice_makefile_pipelinec $
~/Catboard-PipelineC/prg-cat1.sh
```

```
OK: GPIO 25 exported
OK: GPIO 17 exported
OK: GPIO 22 exported
```

```
OK: SPI driver loaded
```

```
Setting GPIO directions
```

```
out
```

```
out
```

```
in
```

```
Setting output to low
```

```
0
```

```
Resetting FPGA
```

```
0
```

```
1
```

```
Checking DONE pin
```

```
0
```

```
Continuing with configuration procedure
```

```
263+1 records in
```

```
263+1 records out
```

```
135100 bytes (135 kB, 132 KiB) copied, 0.0274133 s, 4.9 MB/s
```

```
Setting output to high
```

```
1
```

```
Checking DONE pin
```

```
1
```

```
devel@pi5-70:~/Catboard-PipelineC/pmod-ethernet/examples/net $ ./compile-work_test.sh
```

```
devel@pi5-70:~/Catboard-PipelineC/pmod-ethernet/examples/net $ sudo ./work_test
```

```
CPU threads: 1
```

```
n 'work()'s: 1
```

```
Total tx bytes: 8
```

```
Total rx bytes: 4
```

```
CPU took 0.000278 seconds to execute
```

```
CPU iteration time: 0.000278 seconds
```

```
CPU bytes per sec: 43166.078902 B/s
```

```
FPGA took 0.000180 seconds to execute
```

```
FPGA iteration time: 0.000180 seconds
```

FPGA bytes per sec: 66664.434437 B/s
Speedup: 1.544371

```


> Frame 41: 60 bytes on wire (480 bits), 60 bytes captured (480 bits) on interface eth0, id 0
  Section number: 1
  Interface id: 0 (eth0)
  Encapsulation type: Ethernet (1)
    Arrival Time: Mar  7, 2025 11:44:20.419678325 MST
    [Time shift for this packet: 0.000000000 seconds]
    Epoch Time: 1741373060.419678325 seconds
    [Time delta from previous captured frame: 0.000000666 seconds]
    [Time delta from previous displayed frame: 0.000000000 seconds]
    [Time since reference or first frame: 12.112931273 seconds]
    Frame Number: 41
    Frame Length: 60 bytes (480 bits)
    Capture Length: 60 bytes (480 bits)
    [Frame is marked: False]
    [Frame is ignored: False]
    [Protocols in Frame: eth:ethertype:data]
  - Ethernet II, Src: Raspberr_00:0b:3d:ad (2c:cf:67:00:3d:ad), Dst: a0:b1:c2:d3:e4:f5 (a0:b1:c2:d3:e4:f5)
    > Destination: a0:b1:c2:d3:e4:f5 (a0:b1:c2:d3:e4:f5)
    > Source: Raspberr_00:0b:3d:ad (2c:cf:67:00:3d:ad)
      Type: Unknown (0xffff)
    > Data (46 bytes)

```

The work_test.c is dependent on the successful build of gateway.bin see Appendix A.

This image was loopback tested on 02/17/25


this is what the current design implements



AXIS buses are 8b wide

user clock could be as low as $50M/4 = 12.5M$

this is what the current design implements



AXIS buses are 8b wide

user clock could be as low as $50M/4 = 12.5M$

pico-ice 12MHz Catboard 100MHz
pmod-ether 25MHz

/**

* PLL configuration

*

* This Verilog header file was generated automatically

* using the icepll tool from the IceStorm project.

* It is intended for use with FPGA primitives SB_PLL40_CORE,

* SB_PLL40_PAD, SB_PLL40_2_PAD, SB_PLL40_2F_CORE or SB_PLL40_2F_PAD.

* Use at your own risk.

*

* Given input frequency: 100.000 MHz

* Requested output frequency: 25.000 MHz

* Achieved output frequency: 25.000 MHz

*/

```
.FEEDBACK_PATH("SIMPLE"),  
.DIVR(4'b0000),           // DIVR = 0  
.DIVE(7'b0000111), // DIVE = 7  
.DIVQ(3'b101),           // DIVQ = 5  
.FILTER_RANGE(3'b101) // FILTER_RANGE = 5
```

pico-ice to catboard

PMOD0A

```
set_io -nowarn ICE_45 B15 #PM3-A4 345  
set_io -nowarn ICE_47 B14 #PM3-A3 47  
set_io -nowarn ICE_2 B12 #PM3-A2 2  
set_io -nowarn ICE_4 A11 #PM3-A1 4
```

PMOD0B



```
set_io -nowarn ICE_44 A15 #PM3-B4 44  
set_io -nowarn ICE_46 B13 #PM3-B3 46  
set_io -nowarn ICE_48 B11 #PM3-B2 48  
set_io -nowarn ICE_3 B10 #PM3-B1 3
```

PMOD1A

```
set_io -nowarn ICE_31 B6 #PM2-A4 31  
set_io -nowarn ICE_34 A5 #PM2-A3 34  
set_io -nowarn ICE_38 B3 #PM2-A2 38  
set_io -nowarn ICE_43 A1 #PM2-A1 43
```



PMOD1B

```
set_io -nowarn ICE_28 A6 #PM2-B4 28  
set_io -nowarn ICE_32 A5 #PM2-B3 32  
set_io -nowarn ICE_36 B4 #PM2-B2 36  
set_io -nowarn ICE_42 A2 #PM2-B1 42
```



PM3-B1	D10	IOT_183
PM3-B2	B11	IOT_184
GR1-I01	C10	IOT_185
	X A10	IOT_186
PM3-A1	A11	IOT_187
	X D10	IOT_190
GR1-I02	C9	IOT_191
	X E9	IOT_192
	D9	IOT_193

	X	A9	K0L193
LED1	X	F9	K0L194
	X	F9	K0L196
USER_LED	X	CB	K0L197_681h
	X	F7	K0L198_681h
SW2	X	BD	K0L199
	X	DB	K0L200
LED2	X	BB	K0L203
LED3	X	A7	K0L205
	X	C7	K0L206
LED4	X	B7	K0L207
PH2-A0	X	B6	K0L208
DIPSW1	X	CB	K0L209
	X	D7	K0L210
PH2-B4	X	A6	K0L211
	X	D6	K0L212
PH2-B3	X	A5	K0L213
PH2-A5	X	B5	K0L214
	X	F6	K0L215
PH2-B2	X	B4	K0L216
PH2-B1	X	A2	K0L218
	X	D5	K0L219
PH2-A1	X	A1	K0L220
DIPSW2	X	C5	K0L221
DIPSW3	X	C4	K0L222
PH2-A2	X	B3	K0L223
	X	D4	K0L224
	X	F5	K0L225
	X	D3	K0L226
DIPSW4	X	C3	K0L227
+3.3V	X	A13	VCCIO_0[4]



```

devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec $ make clean
rm -f lextab.py
rm -f yaccstab.py
rm -f pll_clk_mhz.h
rm -f -r pipelinec_output
rm -f pipelinec.log
rm -f pll.v
rm -f *.json *.asc *.bin *.uf2
rm -f yosys_stderr.log
rm -f dfu_util.log
devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec $ make pipelinec
TOP_NAME=ethernet_top
echo "#define PLL_CLK_MHZ 25.0\n" > pll_clk_mhz.h

```



```

/home/devel/PipelineC/src/pipelinec ethernet_top.c --top pipelinec_top --out_dir pipelinec_output --
comb --no_synth > pipelinec.log
devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec $ make gateway.bin
TOP_NAME=ethernet_top
/home/devel/oss-cad-suite/bin/icepll -q -i 100 -o 25.0 -p -m -f pll.v
/home/devel/oss-cad-suite/bin/yosys -l simple.log -q -m ghdl -p "ghdl --std=08 -frelaxed `cat
pipelinec_output/vhdl_files.txt` -e pipelinec_top; read_verilog -sv ethernet_top.sv pll.v;
synth_ice40 -top ethernet_top -json gateway.json" 2> yosys_stderr.log
/home/devel/oss-cad-suite/bin/nextpnr-ice40 -l nextpnr.log -q --randomize-seed --hx8k --package
ct256 --pcf ice40.pcf --json gateway.json --asc gateway.asc --freq 25.0
ERROR: PLL 'pll_inst.uut' PACKAGEPIN SB_IO 'clk_12p0$sb_io' is not connected to any PLL
BEL
ERROR: Packing design failed.
0 warnings, 2 errors
make: *** [Makefile:40: gateway.bin] Error 255

```

3.3 grd A4 A3 A2 A1



pico-ice



3.3 grd B4 B3 A2 B1

A1-43	B1-42
A2-38	B2-36
A3-34	B3-32
A4-31	B4-28


3.3grd A4 A3 A2 A1



3.3 grd B4 B3 B2 B1

A1-4	B1-3
A2-2	B2-48
A3-47	B3-46
A4- 45	B4-44

USB



Appendix A

```
#pragma once
#include "type_bytes_t.h/int8_t_bytes_t.h/int8_t_bytes.h"
#define work_inputs_t_SIZE 8

void work_inputs_t_to_bytes(work_inputs_t* x, uint8_t* bytes)
{
    size_t pos = 0;
    // matrix0
    size_t matrix0_dim_0;
    for(matrix0_dim_0=0;matrix0_dim_0<2;matrix0_dim_0=matrix0_dim_0+1){
        size_t matrix0_dim_1;
        for(matrix0_dim_1=0;matrix0_dim_1<2;matrix0_dim_1=matrix0_dim_1+1){
            int8_t_to_bytes(&(x->matrix0[matrix0_dim_0][matrix0_dim_1]), &(bytes[pos]));
            pos = pos + 1; // not sizeof()
        }
    }
    // matrix1
    size_t matrix1_dim_0;
    for(matrix1_dim_0=0;matrix1_dim_0<2;matrix1_dim_0=matrix1_dim_0+1){
        size_t matrix1_dim_1;
        for(matrix1_dim_1=0;matrix1_dim_1<2;matrix1_dim_1=matrix1_dim_1+1){
            int8_t_to_bytes(&(x->matrix1[matrix1_dim_0][matrix1_dim_1]), &(bytes[pos]));
            pos = pos + 1; // not sizeof()
        }
    }
}

void bytes_to_work_inputs_t(uint8_t* bytes, work_inputs_t* x)
```

```

{
size_t pos = 0;
// matrix0
size_t matrix0_dim_0;
for(matrix0_dim_0=0;matrix0_dim_0<2;matrix0_dim_0=matrix0_dim_0+1){
size_t matrix0_dim_1;
for(matrix0_dim_1=0;matrix0_dim_1<2;matrix0_dim_1=matrix0_dim_1+1){
bytes_to_int8_t(&(bytes[pos]), &(x->matrix0[matrix0_dim_0][matrix0_dim_1]));
pos = pos + 1; // not sizeof()
}
}
// matrix1
size_t matrix1_dim_0;
for(matrix1_dim_0=0;matrix1_dim_0<2;matrix1_dim_0=matrix1_dim_0+1){
size_t matrix1_dim_1;
for(matrix1_dim_1=0;matrix1_dim_1<2;matrix1_dim_1=matrix1_dim_1+1){
bytes_to_int8_t(&(bytes[pos]), &(x->matrix1[matrix1_dim_0][matrix1_dim_1]));
pos = pos + 1; // not sizeof()
}
}

}

```