


*****Default*****

Catboard-PipelineC
PMOD-Ethernet
03/05/25

*****Default*****

The current image which does work in the form matrix multiply.




with those and the work() pipeline looks like so




Can come over to [# pipelinec](#) to hear more about this first demo of configuring the inputs work func and outputs to do 2x2 int8 matrix multiplication

Tested 02/28/25 in PipelineC repo.



This image was loopback tested on 02/17/25


this is what the current design implements



AXIS buses are 8b wide

user clock could be as low as $50M/4 = 12.5M$

this is what the current design implements



AXIS buses are 8b wide

user clock could be as low as $50M/4 = 12.5M$

pico-ice 12MHz Catboard 100MHz

pmod-ether 25MHz

```

/**
 * PLL configuration
 *
 * This Verilog header file was generated automatically
 * using the icepll tool from the IceStorm project.
 * It is intended for use with FPGA primitives SB_PLL40_CORE,
 * SB_PLL40_PAD, SB_PLL40_2_PAD, SB_PLL40_2F_CORE or SB_PLL40_2F_PAD.
 * Use at your own risk.
 *
 * Given input frequency:    100.000 MHz
 * Requested output frequency: 25.000 MHz
 * Achieved output frequency: 25.000 MHz
 */

```

```

.FEEDBACK_PATH("SIMPLE"),
.DIVR(4'b0000),           // DIVR = 0
.DIVF(7'b0000111),       // DIVF = 7
.DIVQ(3'b101),           // DIVQ = 5
.FILTER_RANGE(3'b101)    // FILTER_RANGE = 5

```

pico-ice to catboard

PMOD0A

```

set_io -nowarn ICE_45 B15 #PM3-A4 345
set_io -nowarn ICE_47 B14 #PM3-A3 47
set_io -nowarn ICE_2 B12 #PM3-A2 2
set_io -nowarn ICE_4 A11 #PM3-A1 4

```

PMOD0B

```

set_io -nowarn ICE_44 A15 #PM3-B4 44
set_io -nowarn ICE_46 B13 #PM3-B3 46
set_io -nowarn ICE_48 B11 #PM3-B2 48

```

```
set_io -nowarn ICE_3 B10 #PM3-B1 3
```

PMOD1A

```
set_io -nowarn ICE_31 B6 #PM2-A4 31
```

```
set_io -nowarn ICE_34 A5 #PM2-A3 34
```

```
set_io -nowarn ICE_38 B3 #PM2-A2 38
```

```
set_io -nowarn ICE_43 A1 #PM2-A1 43
```


PMOD1B

```
set_io -nowarn ICE_28 A6 #PM2-B4 28
```

```
set_io -nowarn ICE_32 A5 #PM2-B3 32
```

```
set_io -nowarn ICE_36 B4 #PM2-B2 36
```

```
set_io -nowarn ICE_42 A2 #PM2-B1 42
```





U4B iCE40-HX8K-CT256

GR3-I01	C14	IOT_168	
PM3-A4	B15	IOT_169	
	D13	IOT_170	
PM3-A3	B14	IOT_171	
GR2-I01	C12	IOT_172	
	E11	IOT_173	
GR3-I02	C13	IOT_174	
SW1	A16	IOT_176	
PM3-B4	A15	IOT_177	
PM3-B3	B13	IOT_178	
	E10	IOT_179	
GR2-I02	C11	IOT_180	
	D11	IOT_181	
PM3-A2	B12	IOT_182	
PM3-B1	B10	IOT_183	
PM3-B2	B11	IOT_184	
GR1-I01	C10	IOT_185	
	A10	IOT_186	
PM3-A1	A11	IOT_187	
	D10	IOT_190	
GR1-I02	C9	IOT_191	
	E9	IOT_192	
	D9	IOT_193	

×

	X	A9	K7_193
LED1	X	F9	K7_194
	X	F9	K7_196
USER_CLK	X	C8	K7_197_681H
	X	F7	K7_198_681H
SW2	X	B9	K7_199
	X	D8	K7_200
LED2	X	B8	K7_203
LED3	X	A7	K7_205
	X	C7	K7_206
LED4	X	B7	K7_207
PH2-A4	X	B6	K7_208
DIPSW1	X	C6	K7_209
	X	D7	K7_210
PH2-B4	X	A6	K7_211
	X	D6	K7_212
PH2-B3	X	A5	K7_213
PH2-A5	X	B5	K7_214
	X	F6	K7_215
PH2-B2	X	B4	K7_216
PH2-B1	X	A2	K7_218
	X	D5	K7_219
PH2-A3	X	A1	K7_220
DIPSW2	X	C5	K7_221
DIPSW3	X	C4	K7_222
PH2-A2	X	B3	K7_223
	X	D4	K7_224
	X	F5	K7_225
	X	D3	K7_226
DIPSW4	X	C3	K7_227
+3.3V	X	A13	VCCIO_0[4]



```

devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec $ make clean
rm -f lextab.py
rm -f yaccstab.py
rm -f pll_clk_mhz.h
rm -f -r pipelinec_output
rm -f pipelinec.log
rm -f pll.v
rm -f *.json *.asc *.bin *.uf2
rm -f yosys_stderr.log
rm -f dfu_util.log
devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec $ make pipelinec
TOP_NAME=ethernet_top
echo "#define PLL_CLK_MHZ 25.0\n" > pll_clk_mhz.h

```

```

/home/devel/PipelineC/src/pipelinec ethernet_top.c --top pipelinec_top --out_dir pipelinec_output --
comb --no_synth > pipelinec.log
devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec $ make gateway.bin
TOP_NAME=ethernet_top
/home/devel/oss-cad-suite/bin/icepll -q -i 100 -o 25.0 -p -m -f pll.v
/home/devel/oss-cad-suite/bin/yosys -l simple.log -q -m ghdl -p "ghdl --std=08 -frelaxed `cat
pipelinec_output/vhdl_files.txt` -e pipelinec_top; read_verilog -sv ethernet_top.sv pll.v;
synth_ice40 -top ethernet_top -json gateway.json" 2> yosys_stderr.log
/home/devel/oss-cad-suite/bin/nextpnr-ice40 -l nextpnr.log -q --randomize-seed --hx8k --package
ct256 --pcf ice40.pcf --json gateway.json --asc gateway.asc --freq 25.0
ERROR: PLL 'pll_inst.uut' PACKAGEPIN SB_IO 'clk_12p0$sb_io' is not connected to any PLL
BEL
ERROR: Packing design failed.
0 warnings, 2 errors
make: *** [Makefile:40: gateway.bin] Error 255

```

3.3 grd A4 A3 A2 A1



3.3 grd B4 B3 A2 B1

A1-43	B1-42
A2-38	B2-36
A3-34	B3-32
A4-31	B4-28

pico-ice

3.3grd A4 A3 A2 A1



3.3 grd B4 B3 B2 B1

A1-4	B1-3
A2-2	B2-48
A3-47	B3-46
A4- 45	B4-44

USB

3.3 grd A4 A3 A2 A1



PM3



3.3 grd B4 B3 B2 B1

PM3-A4 B15	PM3-B4 A15
PM3-A3 B14	PM3-B3 B13
PM3-A2 B12	PM3-B2 B11
PM3-A1 A11	PM3-B1 B10

3.3grd A4 A3 A2 A1



PM2



3.3 grd B4 B3 B2 B1

PM2-A4 B6	PM2-B4 A6
PM2-A3 B5	PM2-B3 A5
PM2-A2 B3	PM2-B2 B4
PM2-A1 A1	PM2-B1 A2

HDR-1 J1



HDR-1 k1



HDR-15 grd



Ver 0.1
03/01/25