
Catboard-Pipelinec PMOD-Ethernet 02/2025



pico-ice 12MHz Catboard 100MHz pmod-ether 25MHz

```
/**
```

* PLL configuration

*

- * This Verilog header file was generated automatically
- * using the icepll tool from the IceStorm project.
- * It is intended for use with FPGA primitives SB_PLL40_CORE,
- * SB_PLL40_PAD, SB_PLL40_2_PAD, SB_PLL40_2F_CORE or SB_PLL40_2F_PAD.
- * Use at your own risk.

*

* Given input frequency: 100.000 MHz * Requested output frequency: 25.000 MHz

* Achieved output frequency: 25.000 MHz

*/

.FEEDBACK_PATH("SIMPLE"),

.DIVR(4'b0000), // DIVR = 0

.DIVF(7'b0000111), // DIVF = 7

.DIVQ(3'b101), // DIVQ = 5

.FILTER_RANGE(3'b101) // FILTER_RANGE = 5


pico-ice to catboard # PMOD0A

```
set_io -nowarn ICE_45 45
set_io -nowarn ICE_47 47
set_io -nowarn ICE_2 2
set_io -nowarn ICE_4 4
```

PMOD0B

set_io -nowarn ICE_44 44 set_io -nowarn ICE_46 46 set_io -nowarn ICE_48 48 set_io -nowarn ICE_3 3

pin definitions set_io d7_o A15 set_io d0_o A11 set_io d5_o B13 set_io d6_o B15 set_io d2_o B12 set_io d3_o B11 set_io d1_o B10 set_io clk_i C8 set_io d4_o B1



U4B iCE40-HX8K-CT256

```
GR3-101
                10T_168
                10T_169
PM3-A4
                IOT_170
PM3-A3
                IOT_171
                10T_172
GR2-101
                IOT_173
GR3-102
                IOT_174
          A16
    SW1
                10T_176
          A15
PM3-B4
                IOT_177
          B13
PM3-B3
                IOT_178
                10T_179
GR2-102
                10T_180
                10T_181
          B12
                10T_182
PM3-A2
                                X
          <u>B10</u>
PM3-B1
                10T_183
          B11
PM3-B2
                IOT_184
                OT_185
GR1-I01
                IOT_186
          A11
                IOT_187
PM3-A1
         ×D10
                IOT_190
           <u>C9</u>
GR1-102
                IOT_191
                OT_192
```

