
# Catboard-Pipelinec PMOD-Ethernet 02/21/25



pico-ice 12MHz Catboard 100MHz pmod-ether 25MHz

```
/**
```

\* PLL configuration

\*

- \* This Verilog header file was generated automatically
- \* using the icepll tool from the IceStorm project.
- \* It is intended for use with FPGA primitives SB\_PLL40\_CORE,
- \* SB\_PLL40\_PAD, SB\_PLL40\_2\_PAD, SB\_PLL40\_2F\_CORE or SB\_PLL40\_2F\_PAD.
- \* Use at your own risk.

\*

\* Given input frequency: 100.000 MHz \* Requested output frequency: 25.000 MHz

\* Achieved output frequency: 25.000 MHz

\*/

.FEEDBACK\_PATH("SIMPLE"),

.DIVR(4'b0000), // DIVR = 0

.DIVF(7'b0000111), // DIVF = 7

.DIVQ(3'b101), // DIVQ = 5

.FILTER\_RANGE(3'b101) // FILTER\_RANGE = 5

pico-ice to catboard # PMOD0A

set\_io -nowarn ICE\_45 B15 #PM3-A4 345 set\_io -nowarn ICE\_47 B14 #PM3-A3 47 set\_io -nowarn ICE\_2 B12 #PM3-A2 2 set\_io -nowarn ICE\_4 A11 #PM3-A1 4

## # PMOD0B


set\_io -nowarn ICE\_44 A15 #PM3-B4 44 set\_io -nowarn ICE\_46 B13 #PM3-B3 46 set\_io -nowarn ICE\_48 B11 #PM3-B2 48 set\_io -nowarn ICE\_3 B10 #PM3-B1 3

#### #PMOD1A

set\_io -nowarn ICE\_31 B6 #PM2-A4 31 set\_io -nowarn ICE\_34 A5 #PM2-A3 34 set\_io -nowarn ICE\_38 B3 #PM2-A2 38 set\_io -nowarn ICE\_43 A1 #PM2-A1 43


## # PMOD1B

set\_io -nowarn ICE\_28 A6 #PM2-B4 28 set\_io -nowarn ICE\_32 A5 #PM2-B3 32 set\_io -nowarn ICE\_36 B4 #PM2-B2 36 set\_io -nowarn ICE\_42 A2 #PM2-B1 42



# U4B iCE40-HX8K-CT256

```
GR3-101
                10T_168
                10T_169
PM3-A4
                IOT_170
PM3-A3
                IOT_171
                10T_172
GR2-101
                IOT_173
GR3-102
                IOT_174
          A16
    SW1
                10T_176
          A15
PM3-B4
                IOT_177
          B13
PM3-B3
                IOT_178
                10T_179
GR2-102
                10T_180
                10T_181
          B12
                10T_182
PM3-A2
                                X
          <u>B10</u>
PM3-B1
                10T_183
          B11
PM3-B2
                IOT_184
                OT_185
GR1-I01
                IOT_186
          A11
                IOT_187
PM3-A1
         ×D10
                IOT_190
           <u>C9</u>
GR1-102
                IOT_191
                OT_192
```



devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice\_makefile\_pipelinec \$ make clean

- rm -f lextab.py
- rm -f yacctab.py
- rm -f pll\_clk\_mhz.h
- rm -f -r pipelinec\_output
- rm -f pipelinec.log
- rm -f pll.v
- rm -f \*.json \*.asc \*.bin \*.uf2
- rm -f yosys\_stderr.log
- rm -f dfu\_util.log

devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice\_makefile\_pipelinec \$ make pipelinec

TOP\_NAME=ethernet\_top

echo "#define PLL\_CLK\_MHZ 25.0\n" > pll\_clk\_mhz.h

/home/devel/PipelineC/src/pipelinec ethernet\_top.c --top pipelinec\_top --out\_dir pipelinec\_output --comb --no\_synth > pipelinec.log

devel@pi5-70:~/Catboard-Pipelinec/pmod-ethernet/ice\_makefile\_pipelinec \$ make gateware.bin TOP NAME=ethernet top

/home/devel/oss-cad-suite//bin/icepll -q -i 100 -o 25.0 -p -m -f pll.v

/home/devel/oss-cad-suite//bin/yosys -l simple.log -q -m ghdl -p "ghdl --std=08 -frelaxed `cat pipelinec\_output/vhdl\_files.txt` -e pipelinec\_top; read\_verilog -sv ethernet\_top.sv pll.v; synth\_ice40 -top ethernet\_top -ison gateware.json" 2> yosys\_stderr.log

/home/devel/oss-cad-suite//bin/nextpnr-ice40 -l nextpnr.log -q --randomize-seed --hx8k --package ct256 --pcf ice40.pcf --json gateware.json --asc gateware.asc --freq 25.0

ERROR: PLL 'pll\_inst.uut' PACKAGEPIN SB\_IO 'clk\_12p0\$sb\_io' is not connected to any PLL BEL.

ERROR: Packing design failed.

0 warnings, 2 errors

make: \*\*\* [Makefile:40: gateware.bin] Error 255