

*****Default*****
PipelineC Blink-Ex
02/21/25
*****Default*****

```
devel@pi5-70:~/Catboard-PipelineC/blnk-ex/ice_makefile_pipelinec $ make clean
rm -f *.json *.asc *.bin *.uf2
rm -f yosys_stderr.log
rm -f pipelinec.log
rm -f -r pipelinec_output
rm -f lextab.py
rm -f yaccstab.py
rm -f dfu_util.log
devel@pi5-70:~/Catboard-PipelineC/blnk-ex/ice_makefile_pipelinec $ make pipelinec
/home/devel/PipelineC/src/pipelinec top.c --top pipelinec_top --out_dir pipelinec_output --comb --no_synth > pipelinec.log
devel@pi5-70:~/Catboard-PipelineC/blnk-ex/ice_makefile_pipelinec $ make gateway.bin
/home/devel/oss-cad-suite/bin/yosys -l simple.log -q -m ghdl -p "ghdl --std=08 -frelaxed `cat pipelinec_output/vhdl_files.txt` -e pipelinec_top; read_verilog -sv top.sv; synth_ice40 -top top -json gateway.json" 2> yosys_stderr.log
/home/devel/oss-cad-suite/bin/nextpnr-ice40 -l nextpnr.log -q --randomize-seed --hx8k --package ct256 --pcf ice40.pcf --json gateway.json --asc gateway.asc
/home/devel/oss-cad-suite/bin/icepack gateway.asc gateway.bin
devel@pi5-70:~/Catboard-PipelineC/blnk-ex/ice_makefile_pipelinec $ rsync -avl --delete /home/devel/Catboard-PipelineC pi4-28:~/
```

```
devel@pi4-28:~/Catboard-PipelineC/blnk-ex/ice_makefile_pipelinec $ sudo ../../utils/config_cat gateway.bin
```

OK: GPIO 25 exported
OK: GPIO 17 exported
OK: GPIO 22 exported

OK: SPI driver loaded

Setting GPIO directions

out

out

in

Setting output to low

0

Resetting FPGA

0

1

Checking DONE pin

0

Continuing with configuration procedure

263+1 records in

263+1 records out

135100 bytes (135 kB, 132 KiB) copied, 0.0361805 s, 3.7 MB/s

Setting output to high

1

Checking DONE pin
1