

This simulation created using https://zipcpu.com/tutorial/lsn-09-serialrx.pdf and the scala file "https://github.com/develone/SpinalTemplateSbt/blob/master/src/main/scala/mylib/UartCtrlGenerics.scala

privided by <u>PasCal++@volatile-static</u> on "<u>https://gitter.im/SpinalHDL/SpinalHDL"</u> <u>https://github.com/develone/SpinalTemplateSbt/blob/master/echotest/test_rx_ex-09/notes_testsimulator.txt</u> & https://github.com/develone/SpinalTemplateSbt/blob/master/echotest/test_rx_ex-09/sim.png. Maybe this can help others. Thanks

and the scala file "https://github.com/develone/SpinalTemplateSbt/blob/master/src/main/scala/mylib/UartCtrlGenerics.scala

privided by PasCal++@volatile-static on "https://gitter.im/SpinalHDL/SpinalHDL" Creating a simulation to test UartCtrlUsageExample.v using ZipCPU ex-09-uartrx.tgz

This simulation uses rxuart_tb.cpp, testb.h, uartsim.h, uartsim.cpp. The Verilog rxuart.v and f_txuart.v.

The file psalm.txt is sent to rxuart module during the simulation. psalm.txt

The LORD is my shepherd; I shall not want. He maketh me to lie down in green pastures: he leadeth me beside the still waters. He restoreth my soul: he leadeth me in the paths of righteousness for his name's sake. Yea, though I walk through the valley of the shadow of death, I will fear no evil: for thou art with me; thy rod and thy staff they comfort me. Thou preparest a table before me in the presence of mine enemies: thou anointest my head with oil; my cup runneth over. Surely goodness and mercy shall follow me all the days of my life: and I will dwell in the house of the LORD for ever. ======== step1 UartCtrlUsageExample.v was copied to rxuart.v. The module UartCtrlUsageExample replace module rxuart. Made modoficatation rxuart.v, testb.h, rxuart_tb.cpp make ./rxuart_tb psalm.txt

SUCCESS - all 0 characters matched PASS A rxuat.vcd is created. https://github.com/develone/SpinalTemplateSbt/blob/master/echotest/test_rx_ex-09/sim.png Needed to decrease the simulator Baud rate to match the Verilog code.

Note: This is the change in uartsim.cpp

setup(868); // Set us up for a baud rate of CLK/868

The original value was 25 instead of 868 which sets the Baudrate to 4MBaud.

He restoreth my soul: he leadeth me in the paths of righteousness for his

https://github.com/develone/SpinalTemplateSbt/blob/master/echotest/test_rx_ex-

09/4MBsim.pngPasCal++@volatile-static

PasCal++@volatile-static wrote @develone Could you complete the doc for them? As soon as I get it all working I will try and put together a document.

Will a pdf be the the desired format?

 $From \ ''https://github.com/develone/SpinalTemplateSbt/blob/master/echotest/test_rx_ex-linearized from the complex of the co$

09/4MBsim.png". I see io_leds

matching what the simulator, is sending "He restoreth my soul: he lead". What I do not see

"io_uart_txd" toggle like "io_uart_rxd" which is the output of the simulator.

When I compiled "https://github.com/develone/SpinalTemplateSbt/blob/master/src/main/scala/mylib/UartCtrlGenerics.scala"

//Write the value of switch on the uart each 4000 cycles

val write = Stream(Bits(8 bits))

write.valid := CounterFreeRun(2000).willOverflow

write.payload := io.switchs write >-> uartCtrl.io.write

//Write the 0x55 and then the value of switch on the uart each 4000 cycles

//val write = Stream(Fragment(Bits(8 bits)))

//write.valid := CounterFreeRun(4000).willOverflow

//write.fragment := io.switchs

//write.last := True

The above is what I am testing the simulator and HW HX8K FPGA does not echo the charctertes back.

Am I wrong in thinking that the characters should be echo back?

This is the current testing that I am working on.

"https://gist.githubusercontent.com/develone/3462de27a0064bbf7bea847b9b1bc06b/raw/3e1a36bf4b8e30fd64c06e2b0f7d07b0fe79d7d2/rxuart.v.reset"

When I compiled "https://github.com/develone/SpinalTemplateSbt/blob/master/src/main/scala/mylib/UartCtrlGenerics.scala"

//Write the 0x55 and then the value of switch on the uart each 4000 cycles

val write = Stream(Fragment(Bits(8 bits)))

write.valid := CounterFreeRun(4000).willOverflow

write.fragment := io.switchs

write.last := True

write.m2sPipe().insertHeader(0x55).toStreamOfFragment >> uartCtrl.io.write

With the above lines uncommented I still needed add a power up module to to get the it to work in simulation and in HW


on my HX8K FPGA. "https://github.com/develone/SpinalTemplateSbt/blob/master/xmit55/XmitTestTop.v"

```
make
verilator -O3 -MMD --trace -Wall -cc rxuart.v
%Error-ASSIGNIN: rxuart.v:77:5: Assigning to input/const variable: 'reset'
       reset,
       \wedge \sim \sim \sim
%Error: Exiting due to 1 error(s)
     ... See the manual and https://verilator.org for more assistance.
make: *** [Makefile:63: obj_dir/Vrxuart.cpp] Error 1
module rxuart (
 output
                io_uart_txd,
 input
               io uart rxd,
 input
          [7:0] io_switchs,
 output [7:0] io_leds,
 input
               clk
 //input
                reset
);
 /* verilator lint off UNUSED */
 wire reset;
 /* verilator lint_off UNUSED */
Lines 78-22 of rxuart.v
pwruprst puprst (
  clk,
  reset,
  pwrup
);
Lines 782-814 of rxuart.v
module pwruprst (
  clk,
  reset,
  pwrup
);
input clk;
output reset;
reg reset;
output [5:0] pwrup;
reg [5:0] pwrup;
always @(posedge clk) begin: PWRUPRST_LOGIC2
  /* verilator lint off SYNCASYNCNET */
  if (((reset == 0) && (pwrup == 40))) begin
     reset <= 1;
  end
  else begin
     if ((pwrup \leq 60)) begin
       pwrup <= (pwrup + 1);</pre>
```


```
end
end
if ((pwrup == 60)) begin
  reset <= 0;
end
end</pre>
```

endmodule


Generating a reset on powerup. Signal reset is driven hi after 0x28 clocks and remains hi until the clock reaches 0x3C at which time is return lo.



Drilling down why the io_uart_txd only goes low at start bit and no other toggles during the tickCounter_values 0 thru 7.



Drilling down why the io_uart_txd only goes low for the



The signal io_uart_rxd toggles correctly since the signal io_leds displays "He restoreth my soul: he". This matches with the what the uartsim is sending.

