


\*\*\*\*\*Draft\*\*\*\*\*  
Xulalx25soc built for xula2-lx9  
10/28/18  
\*\*\*\*\*Draft\*\*\*\*\*

new project



The image shows a 'New Project Wizard' dialog box with a red title bar. The main area is titled 'Create New Project' with a subtitle 'Specify project location and type.' Below this, there is a section 'Enter a name, locations, and comment for the project' containing four fields: 'Name' (wbsdram), 'Location' (C:\Users\vidal\Documents\uart\_rpi2B\wbsdram), 'Working Directory' (C:\Users\vidal\Documents\uart\_rpi2B\wbsdram), and 'Description' (empty). Below this section is another section 'Select the type of top-level source for the project' with a 'Top-level source type' dropdown menu set to 'HDL'. At the bottom, there are three buttons: 'More Info', 'Next >', and 'Cancel'.

**Create New Project**  
Specify project location and type.

Enter a name, locations, and comment for the project

Name: wbsdram

Location: C:\Users\vidal\Documents\uart\_rpi2B\wbsdram

Working Directory: C:\Users\vidal\Documents\uart\_rpi2B\wbsdram

Description:

Select the type of top-level source for the project

Top-level source type: HDL

More Info Next > Cancel

page 2

New Project Wizard

Project Settings

Specify device and project properties.

Select the device and design flow for the project


Property Name	Value
Evaluation Development Board	None Specified
Product Category	All
Family	Spartan6
Device	XC6SLX9
Package	FTG256
Speed	-2
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>


More Info


< Back


Next >


Cancel












## busmaster.v



## cpudefs.v & busmaster.v


//`define XULA25

changed OPT\_MULITPY from 4 to 2

commented OPT\_DIVIDE

commented OPT\_CIS

added to zipcpu.v at line 2421 `endif` and commented out 2475 //`endif`



changed xula.ucf


TIMESPEC "TSi\_clk\_12mhz" = PERIOD "i\_clk\_12mhz" 83.1 ns HIGH 50%;

TIMESPEC "TSi\_clk\_12mhz" = PERIOD "i\_clk\_12mhz" 83.0 ns HIGH 50%;



Design Summary

Number of errors: 0  
Number of warnings: 100  
Slice Logic Utilization:  
Number of Slice Registers: 3,594 out of 11,440 31%  
Number used as Flip Flops: 3,592  
Number used as Latches: 0  
Number used as Latch-thrus: 0  
Number used as AND/OR logics: 2  
Number of Slice LUTs: 5,622 out of 5,720 98%  
Number used as logic: 5,090 out of 5,720 88%  
Number using O6 output only: 3,746  
Number using O5 output only: 271



Number using O5 and O6: 1,073  
toplevel.bit

