

Steps to obtain the Values Change Dump VCD.

```
rm -f *.vcd
```

```
python sdramdev.py
```

```
gtkwave sdramdev_tb.vcd
```

Starting with a working icozip

```
. ~/testbuilds/catzip/myenv.sh
```

```
rsync -avl --delete icozip /home/pi/testbuilds/
```

```
cd testbuilds/icozip/sim/verilated/
```

```
cp /home/pi/testbuilds/learning_hdl/MyHDL/sdram/ico_sim_hw_test.sh
```

```
/home/pi/testbuilds/icozip/sim/verilated/
```

```
cd testbuilds/icozip/sim/verilated/
```

```
In 1 shell
```

```
./arm-main_tb
```

The script used to execute the arm-wbregs command is found at Appendix A: Script that executes the arm-wbregs commands ico_sim_hw_test.sh

The output of the arm-main_tb is found at Appendix B: ICOZIP testing the verilator simulation.

Listening on port 8363

Listening on port 8364

> T

```
In 2nd shell
```

```
cd testbuilds/icozip/sw/host/
```

```
./ico_sim_hw_test.sh
```

The output of the ico_sim_hw_test.sh is found at Appendix C: ICOZIP testing the verilator simulation running wbregs command from the script

ico_sim_hw_test.sh .

```
cp testbuilds/learning_hdl/MyHDL/sdram/sdramdev.v ~/testbuilds/icozip/rtl/icozip/
```

```
cp ~/testbuilds/learning_hdl/MyHDL/sdram/sdramdev.txt ~/testbuilds/icozip/auto-data/
```

```
cp ~/testbuilds/learning_hdl/MyHDL/sdram/Makefile_autodata ~/testbuilds/icozip/auto-data/Makefile
```


Note This provides a verilator sim of both sram & blkram

```
. ~/testbuilds/catzip/myenv.sh
```

```
cd ~/testbuilds/icozip/autodata
```


Modified sramdev.txt → sdramdev.txt

Modified Makefile in icozip/autodata → Makefile_autodata



The Catboard has HX8K FPGA with a SDRAM that provides 0x000000 to 0xFFFFF 16 bit locations.

The SDCONTROLLER takes care of refreshing the SDRAM and interface between the FPGA and the SDRAM. The data 0x05DC 1500 is being wrote to address 0x000BB8 3000, the data 0xFFFF 65535 is being wrote to address 0xFFFFF 16777215. Then the data is read from address 0x000BB8 3000.



This test writes two SDRAM address and reads the value wrote to first location.
The data 0x05DC 1500 is being wrote to address 0x00000BB8 3000, 0xFFFF 65535 is being wrote to address 0x00FFFFFF 16777215. This is followed by reading the value at address 0x00000BB8 3000 which was 0x05DC 1500.

BANK 0 STATE : [CHANGE] Uninitialized -> Initialized @ 2138
BANK 1 STATE : [CHANGE] Uninitialized -> Initialized @ 2138
BANK 2 STATE : [CHANGE] Uninitialized -> Initialized @ 2138
BANK 3 STATE : [CHANGE] Uninitialized -> Initialized @ 2138

Mode	CAS	Burst
Burst | 3 | 1

SDRAM : Bank 0 has active row 0005
BANK 0 STATE : WRITING @ 2514
DATA : [WRITE] Addr: 440 Data: 1500
The data 0x05DC 1500 is being wrote to address 0x000BB8 3000 Row 0005 col Addr: 440 0x1B8 is where the 1500 0x05DC is written.


SDRAM : Bank 3 has active row 1fff
BANK 3 STATE : WRITING @ 2652
DATA : [WRITE] Addr: 511 Data: 65535
BANK 3 STATE : WRITING TO 01ff:511

The data 0xFFFF 65535 is being wrote to address 0xFFFFFFFF 16777215 (this is the last location in the sdram) Row 1FFF col Addr: 511 0x1FF is where the 65535 0xFFFF is written.

SDRAM : Bank 0 has active row 0005
BANK 0 STATE : READING @ 2790
SDRAM : [READ] Commnad registered
BANK 0 STATE : READING FROM 01b8:440
STATE : [READ] Data Ready @ 2794 value : 1500

BANK 0 STATE : WRITING TO 01b8:440
 4400440: 1500
 SDRAM : Bank 3 has active row 1fff
 BANK 3 STATE : WRITING @ 2652
 DATA : [WRITE] Addr: 511 Data: 65535
 BANK 3 STATE : WRITING TO 01ff:511
 4400440: 1500
 5110511: 65535
 SDRAM : Bank 0 has active row 0005
 BANK 0 STATE : READING @ 2790
 SDRAM : [READ] Commnad registered
 BANK 0 STATE : READING FROM 01b8:440
 STATE : [READ] Data Ready @ 2794 value : 1500

In the image below the data 0x05DC 1500 is being wrote to address 0x00000BB8 3000, 0xFFFF 65535 is being wrote to address 0x00FFFFFF 16777215. This is followed by reading the value at address 0x00000BB8 3000 which was 0x05DC 1500.
 BANK 3 STATE : WRITING @ 2652



DATA : [WRITE] Addr: 511 Data: 65535
 BANK 3 STATE : WRITING TO 01ff:511


SDRAM : Bank 0 has active row 0005

BANK 0 STATE : WRITING @ 2514

DATA : [WRITE] Addr: 440 Data: 1500

BANK 0 STATE : WRITING TO 01b8:440

In the image below the data 0x05DC 1500 is being wrote to address 0x000BB8 3000




SDRAM : Bank 3 has active row 1fff

BANK 3 STATE : WRITING @ 2652

DATA : [WRITE] Addr: 511 Data: 65535

BANK 3 STATE : WRITING TO 01ff:511

In the image below the data 0xFFFF 65535 is being wrote to address 0xFFFFF 16777215.




BANK 0 STATE : READING @ 2790

SDRAM : [READ] Command registered

BANK 0 STATE : READING FROM 01b8:440

STATE : [READ] Data Ready @ 2794 value : 1500

In the image below reading the value at address 0x00000BB8 3000 which was 0x05DC 1500.



The memory_test takes approximately 3.5 sec or 175e6 clocks to complete at 50MHz. The memory_test writes to 16777215 locations and reads the data written.


Catboard running top.bin after the program has been loaded starting to write to memory during the memory_test



Catboard running top.bin after the program has been load starting to read from memory during the memory_test



Catboard running top.bin after the program has been load and the end memory memory_test. Note all 4 leds are on.



Now the sdram_test is memdev

```
module top (
    clk100MHz,
    sdram_clk,
    sdram_return_clk,
    led_status,
    pb,
    memdev0_SdramCntl0_sd_intf_cke,
    memdev0_SdramCntl0_sd_intf_we,
    memdev0_SdramCntl0_sd_intf_addr,
    memdev0_SdramCntl0_sd_intf_dqml,
    memdev0_SdramCntl0_sd_intf_cas,
    memdev0_SdramCntl0_sd_intf_dqmh,
    memdev0_SdramCntl0_sd_intf_ras,
    memdev0_SdramCntl0_sd_intf_bs,
    memdev0_SdramCntl0_sd_intf_cs,
    memdev0_SdramCntl0_sd_intf_dq
);
=== top ===
```

Number of wires:

441

Number of wire bits:	968
Number of public wires:	84
Number of public wire bits:	537
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	719
\$_TBUF_	16
SB_CARRY	68
SB_DFF	4
SB_DFFE	4
SB_DFFER	98
SB_DFFES	1
SB_DFFESR	45
SB_DFFESS	4
SB_DFFR	52
SB_DFFS	8
SB_DFFSR	3
SB_DFFSS	4
SB_LUT4	412

Host interface signals


```
wire [23:0] memdev0_SdramCntl0_host_intf_addr_i;
wire [15:0] memdev0_SdramCntl0_host_intf_data_i;
wire [15:0] memdev0_SdramCntl0_host_intf_data_i;
wire [15:0] memdev0_SdramCntl0_host_intf_data_o;
wire memdev0_SdramCntl0_host_intf_done_o;
wire memdev0_SdramCntl0_host_intf_wr_i;
wire memdev0_memory_test0_host_intf_rst_i;
```

Write function

- during a write
- 4 clks in between address chg
- 4 clks in between data chg
- 80 nsec


The 24 bit memdev0_SdramCntl0_host_intf_addr_i is set on the raising edge of clk. One clk later the 16 bit

memdev0_SdramCntl0_host_intf_data_i and memdev0_SdramCntl0_host_intf_wr_i goes hi. A clk later the memdev0_SdramCntl0_host_intf_done_o goes hi and the memdev0_SdramCntl0_host_intf_wr_i goes lo.



Read function

The 24 bit memdev0_Sdr0Cntl0_host_intf_addr_i is set on the raising edge of clk. One clk later the 16 bit memdev0_Sdr0Cntl0_host_intf_rd_i goes hi. Five clk later the memdev0_Sdr0Cntl0_host_intf_done_o goes hi, memdev0_Sdr0Cntl0_host_intf_data_o is valid and the memdev0_Sdr0Cntl0_host_intf_rd_i goes lo.



During the first part of the memory_test Write takes place.

python memdev.py

make

sudo config_cat top.bin

```
2^24      16777216    0x000000    0xFFFFFFFF    16Bits
@PREFIX=sdr0
@DEVID=SDRAM
@$LGMEMSZ=24
@$LGMEMSZ.FORMAT=%d
@$NADDR=(1<<(@$THIS.LGMEMSZ-2))
@$NBYTES=(1<<(@$THIS.LGMEMSZ))
@$NBYTES.FORMAT=0x%08x
@ACCESS=@$(DEVID)_ACCESS
```

```
@SLAVE.TYPE=MEMORY
@SLAVE.BUS=wb
@LD.PERM=wx
#!/bin/bash
```

Appendix A: Script that executes the arm-wbregs commands ico_sim_hw_test.sh

```
echo "The date built"
./arm-wbregs version
sleep 2
./arm-wbregs 0x0c00000 0x10000001
sleep 2
./arm-wbregs 0x0c00004 0x10000002
sleep 2
./arm-wbregs 0x0c00008 0x10000003
sleep 2
./arm-wbregs 0x0c0000c 0x10000004
sleep 2
./arm-wbregs 0x0e00000 0x10000001
sleep 2
./arm-wbregs 0x0e00002 0x10000002
sleep 2
./arm-wbregs 0x0e00004 0x10000003
sleep 2
./arm-wbregs 0x0e00006 0x10000004
sleep 2
./arm-wbregs 0x0c00000
sleep 2
./arm-wbregs 0x0c00004
sleep 2
./arm-wbregs 0x0c00008
sleep 2
./arm-wbregs 0x0c0000c
sleep 2
./arm-wbregs 0x0e00000
sleep 2
./arm-wbregs 0x0e00002
sleep 2
./arm-wbregs 0x0e00004
sleep 2
./arm-wbregs 0x0e00006
sleep 2
echo "Turning on the 4th led "
./arm-wbregs gpio 0x00010001
sleep 2
echo "Turning on the 1st led "
./arm-wbregs gpio 0x00020002
sleep 2
echo "Turning on the 2nd led "
./arm-wbregs gpio 0x00040004
sleep 5
echo "Turning off the leds "
./arm-wbregs gpio 0x00070000
```

Appendix B: ICOZIP testing the verilog simulation.

./arm-main_tb

Listening on port 8363

Listening on port 8364

> T

Accepted CMD connection

< A00a00011R

> A00a00011R20180806

< [CLOSED]

Accepted CMD connection

< A00c00001W10000001

> A00c00001

> K00000000

< [CLOSED]

Accepted CMD connection

< A00c00005W10000002

> A00c00005

> K00000000

< [CLOSED]

Accepted CMD connection

< A00c00009W10000003

> A00c00009

> K00000000

< [CLOSED]

Accepted CMD connection

< A00c0000dW10000004

> A00c0000d

> K00000000

< [CLOSED]

Accepted CMD connection

< A00e00001W10000001

> A00e00001

> K00000000

< [CLOSED]

Accepted CMD connection

< A00e00003W10000002

> A01c00001

> K00000000

< [CLOSED]

Accepted CMD connection

< A00e00005W10000003

> A00e00005

> K00000000

< [CLOSED]

Accepted CMD connection

< A00e00007W10000004

> A01c00009

> K00000000

< [CLOSED]

Accepted CMD connection

< A00c00001R

> A00c00001R10000001

```

< [CLOSED]
Accepted CMD connection
< A00c00005R
> A00c00005R10000002
< [CLOSED]
Accepted CMD connection
< A00c00009R
> A00c00009R10000003
< [CLOSED]
Accepted CMD connection
< A00c0000dR
> A00c0000dR10000004
< [CLOSED]
Accepted CMD connection
< A00e00001R
> A00e00001R10000001
< [CLOSED]
Accepted CMD connection
< A00e00003R
> A01c00001Rffffff
< [CLOSED]
Accepted CMD connection
< A00e00005R
> A00e00005R10000003
< [CLOSED]
Accepted CMD connection
< A00e00007R
> A01c00009Rffffff
< [CLOSED]
Accepted CMD connection
< A00a00009W10001
> A00a00009K00000000
< [CLOSED]
Accepted CMD connection
< A00a00009W20002
> A00a00009K00000000
< [CLOSED]
Accepted CMD connection
< A00a00009W40004
> A00a00009K00000000
< [CLOSED]
Accepted CMD connection
< A00a00009W70000
> A00a00009K00000000
< [CLOSED]
^C

```

Appendix C: ICOZIP testing the verilator simulation running wbrege command from the script
 ico_sim_hw_test.sh .
 ./ico_sim_hw_test.sh
 The date built

```

00a00010 ( VERSION) : [...] 20180806
00c00000 (  RAM)-> 10000001
00c00004 (    )-> 10000002
00c00008 (    )-> 10000003
00c0000c (    )-> 10000004
00e00000 ( SRAM)-> 10000001
00e00002 (    )-> 10000002
00e00004 (    )-> 10000003
00e00006 (    )-> 10000004
00c00000 (  RAM) : [...] 10000001
00c00004 (    ) : [...] 10000002
00c00008 (    ) : [...] 10000003
00c0000c (    ) : [...] 10000004
00e00000 ( SRAM) : [...] 10000001
HEXBUS::READV(a=00e00002,inc=0,len= 4,x) ERR: (Last) 01c00000 != 00e00002 + 00000000
(Expected)
arm-wbregs: hexbus.cpp:397: void HEXBUS::readv(DEVBUS::BUSW, int, int,
DEVBUS::BUSW*): Assertion `(int)m_lastaddr == (a+(inc)?(len<<2):0)' failed.
./ico_sim_hw_test.sh: line 33: 2193 Aborted          ./arm-wbregs 0x0e00002
00e00004 (    ) : [...] 10000003
HEXBUS::READV(a=00e00006,inc=0,len= 4,x) ERR: (Last) 01c00008 != 00e00006 + 00000000
(Expected)
arm-wbregs: hexbus.cpp:397: void HEXBUS::readv(DEVBUS::BUSW, int, int,
DEVBUS::BUSW*): Assertion `(int)m_lastaddr == (a+(inc)?(len<<2):0)' failed.
./ico_sim_hw_test.sh: line 37: 2197 Aborted          ./arm-wbregs 0x0e00006
Turning on the 4th led
00a00008 (  GPIO)-> 00010001
Turning on the 1st led
00a00008 (  GPIO)-> 00020002
Turning on the 2nd led
00a00008 (  GPIO)-> 00040004
Turning off the leds
00a00008 (  GPIO)-> 00070000

```