
*************Draft*********


Xulalx25soc built for xula2-lx9 10/28/18

*************Draft*********


new project




page 2




page 3




page 4




page 5



page 6




page 7



10/28/18


busmaster.v



cpudefs.v & busmaster.v

//`define XULA25 changed OPT_MULITPY from 4 to 2 commented OPT_DIVIDE commented OPT_CIS

added to zipcpu.v at line 2421 `endif and commented out 2475 // `endif



changed xula.ucf

TIMESPEC "TSi_clk_12mhz" = PERIOD "i_clk_12mhz" 83.1 ns HIGH 50%; TIMESPEC "TSi_clk_12mhz" = PERIOD "i_clk_12mhz" 83.0 ns HIGH 50%;

Design Summary


Number of errors: 0 Number of warnings: 100 Slice Logic Utilization:

Number of Slice Registers: 3,594 out of 11,440 31%

Number used as Flip Flops: 3,592 Number used as Latches: 0 Number used as Latch-thrus: 0 Number used as AND/OR logics: 2

Number of Slice LUTs: 5,622 out of 5,720 98% Number used as logic: 5,090 out of 5,720 88%

Number using O6 output only: 3,746 Number using O5 output only: 271



Number using O5 and O6: 1,073

toplevel.bit

