## Debugging Abort Issue 10/15/18

The simulation pc-main\_tb Aborts when 9<sup>th</sup> short SDRAMSIM::operator()(int clk, int cke, int cs n, int ras n, int cas n, int we n, int bs, unsigned addr, int driv, short data, short dqm) parameter is sets to m\_core → i\_ram\_data. In the xulalx25soc the  $9^{th}$  parameter is set m\_core  $\rightarrow$  o\_ram\_drive\_data. The following is in toplevel of xulalx25soc design. assign io\_ram\_data = (ram\_drive\_data) ? ram\_data : 16'bzzzz\_zzzz\_zzzz\_zzzz; reg [15:0] r\_ram\_data\_ext\_clk; // always @(posedge intermediate clk n) always @(posedge clk\_s) r\_ram\_data\_ext\_clk <= io\_ram\_data;</pre> always @(posedge clk\_s) r\_ram\_data <= r\_ram\_data\_ext\_clk;</pre> When setting the 9<sup>th</sup> parameter to 21930 0x55aa the simulation does not Abort. Setting the 9<sup>th</sup> parameter to o ram drive data the simulation does not compile. Adding io ram data to @MAIN.PORTLIST i\_wb\_cyc, i\_wb\_stb, i\_wb\_we, i\_wb\_addr, i\_wb\_data, i\_wb\_sel, o\_wb\_ack, o\_wb\_stall, o\_wb\_data, o\_ram\_cs\_n, o\_ram\_cke, o\_ram\_ras\_n, o\_ram\_cas\_n, o\_ram\_we\_n, o\_ram\_bs, o\_ram\_addr, o\_ram\_dmod, i\_ram\_data, o\_ram\_data, o\_ram\_dqm, o debug, io ram data and adding @MAIN.IODECL= inout wire [15:0] io\_ram\_data; Now the simulation compiles. @SIM.TICK= #ifdef @\$(ACCESS)  $m_{core}>i_{ram_data} = (*m_@\$(MEM.NAME))(1,m_{core}>o_{ram_cke},$ m\_core->o\_ram\_cs\_n,m\_core->o\_ram\_ras\_n,m\_core->o\_ram\_cas\_n, m core->o ram we n,m core->o ram bs,m core->o ram addr, //m\_core->o\_ram\_drive\_data,m\_core->o\_ram\_data,m\_core->o\_ram\_dqm); //21930,m core->o ram data,m core->o ram dgm); m core->io ram data,m core->o ram data,m core->o ram dqm); #endif // @\$(ACCESS) ./pc-wbregs 0x1000004 0x55aa )-> 000055aa 01000004 ( ./pc-main\_tb Listening on port 8363 Listening on port 8364 Successful settup! SDRAM switching to operational Accepted CMD connection POLL = 1RCVD: 14 bytes < A1000005W55aa

R/W Op

```
SDRAM[00000002] <= 0000
unsigned int, int, short int, short int): Assertion `driv' failed.
Aborted (core dumped)
From toplevel.v xulalx25soc
assign io_ram_data = (ram_drive_data) ? ram_data : 16'bzzzz_zzzz_zzzz_zzzz;
          [15:0] r_ram_data_ext_clk;
      // always @(posedge intermediate clk n)
      always @(posedge clk_s)
            r_ram_data_ext_clk <= io_ram_data;</pre>
      always @(posedge clk s)
            r_ram_data <= r_ram_data_ext_clk;</pre>
m_core->i_ram_data = m_sdram(1,
                 m_core->o_ram_cke, m_core->o_ram_cs_n,
                 m_core->o_ram_ras_n, m_core->o_ram_cas_n,
                 m_core->o_ram_we_n, m_core->o_ram_bs,
                 m core->o ram addr, m core->o ram drive data,
                 m_core->o_ram_data, m_core->o_ram_dqm);
0x55AA 21930
@SIM.TICK=
#ifdef @$(ACCESS)
m_{core} = (m_{\omega})(1, m_{core}) (1, m_{core})
m core->o ram cs n,m core->o ram ras n,m core->o ram cas n,
m_core->o_ram_we_n,m_core->o_ram_bs,m_core->o_ram_addr,
21930,m_core->o_ram_data,m_core->o_ram_dqm);
//m_core->i_ram_data,m_core->o_ram_data,m_core->o_ram_dqm);
#endif // @$(ACCESS)
pi@mypi3-1:~/testbuilds/catzip_simulation/catzip/sw/host $ ./ttt.sh
              )-> 55aaaa55
01000004 (
01000004 (
              ):[....] 00000000
010ffff8 (
            )-> 55aaaa55
            010ffff8 (
01800004 (
              )-> 55aaaa55
              ):[....] 00000000
01800004 (
            )-> 55aaaa55
018ffff8 (
            ):[....] 00000000
018ffff8 (
01c00004 (
              )-> 55aaaa55
01c00004 (
              ):[....] 00000000
01cffff8 (
            )-> 55aaaa55
            ):[....] 00000000
01cffff8 (
01f00004 (
             )-> 55aaaa55
01f00004 (
             ):[....] 00000000
01fffff8 (
            )-> 55aaaa55
            ):[....] 00000000
01fffff8 (
```

```
pi@mypi3-1:~/testbuilds/catzip_simulation/catzip/sim/verilated $ ./arm-main_tb -d
Listening on port 8363
Listening on port 8364
Opening Bus-master with
      Debug Access port = 8363
      Serial Console = 8364
      VCD File
                   = trace.vcd
Successful settup! SDRAM switching to operational
Accepted CMD connection
POLL = 1
RCVD: 18 bytes
< A1000005W55aaaa55
R/W Op
SDRAM[00000002] <= 55aa
SDRAM[00000003] <= aa55
> A01000005
> K00000000
POLL = 1
RCVD: 0 bytes
< [CLOSED]
Accepted CMD connection
POLL = 1
RCVD: 10 bytes
< A1000005R
R/W Op
SDRAM.Q[ 6] 55aa <= SDRAM[00000002]
SDRAM.Q[ 7] aa55 <= SDRAM[00000003]
> A01000005R00000000
POLL = 1
RCVD: 0 bytes
< [CLOSED]
Accepted CMD connection
POLL = 1
RCVD: 18 bytes
< A10ffff9W55aaaa55
R/W Op
SDRAM[0007fffc] <= 55aa
SDRAM[0007fffd] <= aa55
> A010ffff9
> K00000000
POLL = 1
RCVD: 0 bytes
< [CLOSED]
Accepted CMD connection
POLL = 1
RCVD: 10 bytes
< A10ffff9R
R/W Op
SDRAM.Q[14] 55aa <= SDRAM[0007fffc]
SDRAM.Q[15] aa55 <= SDRAM[0007fffd]
> A010ffff9R00000000
```

POLL = 1

RCVD: 0 bytes

< [CLOSED]

Accepted CMD connection

POLL = 1

RCVD: 18 bytes

< A1800005W55aaaa55

R/W Op

SDRAM[00400002] <= 55aa

SDRAM[00400003] <= aa55

> A01800005

> K00000000

POLL = 1

RCVD: 0 bytes

< [CLOSED]

Accepted CMD connection

POLL = 1

RCVD: 10 bytes

< A1800005R

R/W Op

SDRAM.Q[ 6] 55aa <= SDRAM[00400002]

SDRAM.Q[ 7] aa55 <= SDRAM[00400003]

> A01800005R00000000

POLL = 1

RCVD: 0 bytes

< [CLOSED]

Accepted CMD connection

POLL = 1

RCVD: 18 bytes

< A18ffff9W55aaaa55

R/W Op

SDRAM[0047fffc] <= 55aa

SDRAM[0047fffd] <= aa55

> A018ffff9

> K00000000

POLL = 1

RCVD: 0 bytes

< [CLOSED]

Accepted CMD connection

POLL = 1

RCVD: 10 bytes

< A18ffff9R

R/W Op

SDRAM.Q[ 6] 55aa <= SDRAM[0047fffc]

SDRAM.Q[ 7] aa55 <= SDRAM[0047fffd]

> A018ffff9R00000000

POLL = 1

RCVD: 0 bytes

< [CLOSED]

Accepted CMD connection

POLL = 1

RCVD: 18 bytes

```
< A1c00005W55aaaa55
R/W Op
SDRAM[00600002] <= 55aa
SDRAM[00600003] <= aa55
> A01c00005
> K00000000
POLL = 1
RCVD: 0 bytes
< [CLOSED]
Accepted CMD connection
POLL = 1
RCVD: 10 bytes
< A1c00005R
R/W Op
SDRAM.Q[ 6] 55aa <= SDRAM[00600002]
SDRAM.Q[ 7] aa55 <= SDRAM[00600003]
> A01c00005R00000000
POLL = 1
RCVD: 0 bytes
< [CLOSED]
Accepted CMD connection
POLL = 1
RCVD: 18 bytes
< A1cffff9W55aaaa55
R/W Op
SDRAM[0067fffc] <= 55aa
SDRAM[0067fffd] \le aa55
> A01cffff9
> K00000000
POLL = 1
RCVD: 0 bytes
< [CLOSED]
Accepted CMD connection
POLL = 1
RCVD: 10 bytes
< A1cffff9R
R/W Op
SDRAM.Q[ 6] 55aa <= SDRAM[0067fffc]
SDRAM.Q[ 7] aa55 <= SDRAM[0067fffd]
> A01cffff9R00000000
POLL = 1
RCVD: 0 bytes
< [CLOSED]
Accepted CMD connection
POLL = 1
RCVD: 18 bytes
< A1f00005W55aaaa55
R/W Op
```

SDRAM[00780002] <= 55aa SDRAM[00780003] <= aa55

> A01f00005 > K00000000 POLL = 1

RCVD: 0 bytes

< [CLOSED]

Accepted CMD connection

POLL = 1

RCVD: 10 bytes

< A1f00005R

R/W Op

SDRAM.Q[14] 55aa <= SDRAM[00780002]

SDRAM.Q[15] aa55 <= SDRAM[00780003]

> A01f00005R00000000

POLL = 1

RCVD: 0 bytes

< [CLOSED]

Accepted CMD connection

POLL = 1

RCVD: 18 bytes

< A1fffff9W55aaaa55

R/W Op

SDRAM[007ffffc] <= 55aa

SDRAM[007ffffd] <= aa55

> A01fffff9

> K00000000

POLL = 1

RCVD: 0 bytes

< [CLOSED]

Accepted CMD connection

POLL = 1

RCVD: 10 bytes

< A1fffff9R

R/W Op

SDRAM.Q[14] 55aa <= SDRAM[007ffffc]

SDRAM.Q[15] aa55 <= SDRAM[007ffffd]

> A01fffff9R00000000


POLL = 1

RCVD: 0 bytes


< [CLOSED]

 $\vee C$ 


The image below is the 2 writes & 2 reads to each of the 4 banks




The image below is writing to 0x1000004 0x55aaaa55 The write to 2<sup>nd</sup> address of 1<sup>st</sup> bank




The image below is reading to 0x1000004 The read to 2<sup>nd</sup> address of 1<sup>st</sup> bank




The image below is writing to 0x010ffff8 0x55aaaa55 The write to next to last address of 1st bank




The image below is writing to 0x01800004 0x55aaaa55 The write to 2<sup>nd</sup> address of 2nd bank




The image below is writing to 0x018ffff8 0x55aaaa55 The write to next to last address of 2<sup>nd</sup> bank




The image below is writing to 0x01c00004 0x55aaaa55 The write to 2<sup>nd</sup> address of 3rd bank




The image below is writing to 0x01cffff8 0x55aaaa55 The write to next to last address of 3rd bank



The image below is writing to 0x01f00004 0x55aaaa55 The write to 2<sup>nd</sup> address of 4th bank



The image below is writing to 0x01fffff8 0x55aaaa55 The write to next to last address of 4th bank



The image below is reading to 0x01fffff8 The read to next to last address of 4th bank

