The memory\_test takes approximately 3.5 sec or 175e6 clocks to complete at 50MHz. The memory\_test writes to 16777215 locations and reads the data written.

Catboard running top.bin after the program has been load starting to write to memory during the memory\_test



Catboard running top.bin after the program has been load starting to read from memory during the memory\_test



Catboard running top.bin after the program has been load and the end memory memory\_test. Note all 4 leds are on.



```
Now the sdram_test is memdev
module top (
  clk100MHz,
  sdram_clk,
  sdram_return_clk,
  led_status,
  pb,
  memdev0_SdramCntl0_sd_intf_cke,
  memdev0_SdramCntl0_sd_intf_we,
  memdev0_SdramCntl0_sd_intf_addr,
  memdev0_SdramCntl0_sd_intf_dqml,
  memdev0_SdramCntl0_sd_intf_cas,
  memdev0_SdramCntl0_sd_intf_dqmh,
  memdev0_SdramCntl0_sd_intf_ras,
  memdev0_SdramCntl0_sd_intf_bs,
  memdev0_SdramCntl0_sd_intf_cs,
  memdev0\_SdramCntl0\_sd\_intf\_dq
);
=== top ===
```

Number of wires:

```
Number of wire bits:
                        968
Number of public wires:
                          84
Number of public wire bits:
                          537
Number of memories:
                           0
                           0
Number of memory bits:
Number of processes:
                          0
Number of cells:
                       719
 $_TBUF_
                      16
 SB CARRY
                        68
 SB_DFF
                      4
 SB_DFFE
                       4
 SB DFFER
                       98
 SB_DFFES
                        1
 SB DFFESR
                        45
 SB_DFFESS
                        4
 SB_DFFR
                       52
 SB DFFS
                       8
                        3
 SB_DFFSR
 SB DFFSS
                       4
 SB_LUT4
                      412
```

## Host interface signals

```
wire [23:0] memdev0_SdramCntl0_host_intf_addr_i; wire [15:0] memdev0_SdramCntl0_host_intf_data_i; wire [15:0] memdev0_SdramCntl0_host_intf_data_i; wire [15:0] memdev0_SdramCntl0_host_intf_data_o; wire memdev0_SdramCntl0_host_intf_done_o; wire memdev0_SdramCntl0_host_intf_wr_i; wire memdev0_memory_test0_host_intf_rst_i;
```

## Write function

during a write 4 clks in between address chg


4 clks in between data chg

4 ciks in between data eng

80 nsec


The 24 bit memdev0\_SdramCntl0\_host\_intf\_addr\_i is set on the raising edge of clk. One clk later the 16 bit

memdev0\_SdramCntl0\_host\_intf\_data\_i and memdev0\_SdramCntl0\_host\_intf\_wr\_i goes hi. A clk later the memdev0\_SdramCntl0\_host\_intf\_done\_o goes hi and the memdev0\_SdramCntl0\_host\_intf\_wr\_i goes lo.



## Read function

The 24 bit memdev0\_SdramCntl0\_host\_intf\_addr\_i is set on the raising edge of clk. One clk later the 16 bit memdev0\_SdramCntl0\_host\_intf\_rd\_i goes hi. Five clk later the memdev0\_SdramCntl0\_host\_intf\_done\_o goes hi, memdev0\_SdramCntl0\_host\_intf\_data\_o is valid and the memdev0\_SdramCntl0\_host\_intf\_rd\_i goes lo.



During the first part of the memory\_test Write takes place.

python memdev.py

make sudo config\_cat top.bin

2^24 16777216 0x000000 0xFFFFF 16Bits @PREFIX=sdram @DEVID=SDRAM @\$LGMEMSZ=24 @LGMEMSZ.FORMAT=%d @\$NADDR=(1<<(@\$THIS.LGMEMSZ-2)) @\$NBYTES=(1<<(@\$THIS.LGMEMSZ)) @NBYTES.FORMAT=0x%08x @ACCESS=@\$(DEVID)\_ACCESS

@SLAVE.TYPE=MEMORY

@SLAVE.BUS=wb

@LD.PERM=wx