


Steps to obtain the Values Change Dump VCD. rm -f \*.vcd python sdramdev.py gtkwave sdramdev\_tb.vcd

The Catboard has HX8K FPGA with a SDRAM that provides 0x000000 to 0xFFFFFF 16 bit locations.

The SDCONTROLLER takes care of refreshing the SDRAM and interface between the FPGA and the SDRAM. The data 0x05DC 1500 is being wrote to address 0x000BB8 3000, the data 0xFFFF 65535 is being wrote to address 0xFFFFFF 16777215. Then the data is read from address 0x000BB8 3000.



This test writes two SDRAM address and reads the value wrote to first location.

The data 0x05DC 1500 is being wrote to address 0x00000BB8 3000, 0xFFFF 65535 is being wrote to address 0x00FFFFFF 16777215. This is followed by reading the value at address 0x00000BB8 3000 which was 0x05DC 1500.

BANK 0 STATE : [CHANGE] Uninitialized -> Initialized @ 2138 BANK 1 STATE : [CHANGE] Uninitialized -> Initialized @ 2138 BANK 2 STATE : [CHANGE] Uninitialized -> Initialized @ 2138 BANK 3 STATE : [CHANGE] Uninitialized -> Initialized @ 2138

SDRAM: Bank 0 has active row 0005 BANK 0 STATE: WRITING @ 2514 DATA: [WRITE] Addr: 440 Data: 1500

The data 0x05DC 1500 is being wrote to address 0x000BB8 3000 Row 0005 col Addr: 440 0x1B8 is where the 1500 0x05DC is written.

SDRAM: Bank 3 has active row 1fff BANK 3 STATE: WRITING @ 2652 DATA: [WRITE] Addr: 511 Data: 65535 BANK 3 STATE: WRITING TO 01ff:511

The data 0xFFFF 65535 is being wrote to address 0xFFFFFF 16777215 (this is the last location in the sdram) Row 1FFF col Addr: 511 0x1FF is where the 65535 0xFFFF is written.

SDRAM : Bank 0 has active row 0005 BANK 0 STATE : READING @ 2790 SDRAM : [READ] Commnad registered

BANK 0 STATE: READING FROM 01b8:440

STATE: [READ] Data Ready @ 2794 value: 1500

BANK 0 STATE: WRITING TO 01b8:440

4400440: 1500

SDRAM: Bank 3 has active row 1fff BANK 3 STATE: WRITING @ 2652 DATA: [WRITE] Addr: 511 Data: 65535 BANK 3 STATE: WRITING TO 01ff:511


4400440: 1500 5110511: 65535

SDRAM: Bank 0 has active row 0005 BANK 0 STATE: READING @ 2790 SDRAM: [READ] Commnad registered

BANK 0 STATE : READING FROM 01b8:440 STATE : [READ] Data Ready @ 2794 value : 1500

In the image below the data 0x05DC 1500 is being wrote to address 0x00000BB8 3000, 0xFFFF 65535 is being wrote to address 0x00FFFFFF 16777215. This is followed by reading the value at address 0x00000BB8 3000 which was 0x05DC 1500.


BANK 3 STATE: WRITING @ 2652



DATA: [WRITE] Addr: 511 Data: 65535 BANK 3 STATE: WRITING TO 01ff:511


SDRAM: Bank 0 has active row 0005 BANK 0 STATE: WRITING @ 2514 DATA: [WRITE] Addr: 440 Data: 1500 BANK 0 STATE: WRITING TO 01b8:440

In the image below the data 0x05DC 1500 is being wrote to address 0x000BB8 3000



SDRAM: Bank 3 has active row 1fff BANK 3 STATE: WRITING @ 2652 DATA: [WRITE] Addr: 511 Data: 65535 BANK 3 STATE: WRITING TO 01ff:511

In the image below the data 0xFFFF 65535 is being wrote to address 0xFFFFFF 16777215.




BANK 0 STATE : READING @ 2790 SDRAM : [READ] Commad registered

BANK 0 STATE: READING FROM 01b8:440

STATE: [READ] Data Ready @ 2794 value: 1500

In the image below reading the value at address 0x00000BB8 3000 which was 0x05DC 1500.



The memory\_test takes approximately 3.5 sec or 175e6 clocks to complete at 50MHz. The memory\_test writes to 16777215 locations and reads the data written.

Catboard running top.bin after the program has been load starting to write to memory during the memory\_test



Catboard running top.bin after the program ha	s been load starting to read from memor	ry during the
Catboard running top.bin after the program hamemory_test	s been load starting to read from memor	ry during the
Catboard running top.bin after the program hamemory_test	s been load starting to read from memor	ry during the
Catboard running top.bin after the program has memory_test	s been load starting to read from memor	ry during the
Catboard running top.bin after the program has memory_test	s been load starting to read from memor	ry during the
Catboard running top.bin after the program has memory_test	s been load starting to read from memor	ry during the
Catboard running top.bin after the program has memory_test	s been load starting to read from memor	ry during the
Catboard running top.bin after the program has memory_test	s been load starting to read from memor	ry during the



Catboard running top.bin after the program has been load and the end memory memory\_test. Note all 4 leds are on.



```
Now the sdram_test is memdev
module top (
  clk100MHz,
  sdram_clk,
  sdram_return_clk,
  led_status,
  pb,
  memdev0_SdramCntl0_sd_intf_cke,
  memdev0_SdramCntl0_sd_intf_we,
  memdev0_SdramCntl0_sd_intf_addr,
  memdev0_SdramCntl0_sd_intf_dqml,
  memdev0_SdramCntl0_sd_intf_cas,
  memdev0_SdramCntl0_sd_intf_dqmh,
  memdev0_SdramCntl0_sd_intf_ras,
  memdev0_SdramCntl0_sd_intf_bs,
  memdev0_SdramCntl0_sd_intf_cs,
  memdev0\_SdramCntl0\_sd\_intf\_dq
);
=== top ===
```

Number of wires:

```
Number of wire bits:
                        968
Number of public wires:
                          84
Number of public wire bits:
                          537
Number of memories:
                           0
                           0
Number of memory bits:
Number of processes:
                          0
Number of cells:
                       719
 $_TBUF_
                      16
 SB CARRY
                        68
 SB_DFF
                      4
 SB_DFFE
                       4
 SB DFFER
                       98
 SB_DFFES
                        1
 SB DFFESR
                        45
 SB_DFFESS
                        4
 SB_DFFR
                       52
 SB DFFS
                       8
                        3
 SB_DFFSR
 SB DFFSS
                       4
 SB_LUT4
                      412
```

## Host interface signals

```
wire [23:0] memdev0_SdramCntl0_host_intf_addr_i; wire [15:0] memdev0_SdramCntl0_host_intf_data_i; wire [15:0] memdev0_SdramCntl0_host_intf_data_i; wire [15:0] memdev0_SdramCntl0_host_intf_data_o; wire memdev0_SdramCntl0_host_intf_done_o; wire memdev0_SdramCntl0_host_intf_wr_i; wire memdev0_memory_test0_host_intf_rst_i;
```

## Write function


during a write 4 clks in between address chg

4 clks in between data chg

80 nsec


The 24 bit memdev0\_SdramCntl0\_host\_intf\_addr\_i is set on the raising edge of clk. One clk later the 16 bit

memdev0\_SdramCntl0\_host\_intf\_data\_i and memdev0\_SdramCntl0\_host\_intf\_wr\_i goes hi. A clk later the memdev0\_SdramCntl0\_host\_intf\_done\_o goes hi and the memdev0\_SdramCntl0\_host\_intf\_wr\_i goes lo.



## Read function

The 24 bit memdev0\_SdramCntl0\_host\_intf\_addr\_i is set on the raising edge of clk. One clk later the 16 bit memdev0\_SdramCntl0\_host\_intf\_rd\_i goes hi. Five clk later the memdev0\_SdramCntl0\_host\_intf\_done\_o goes hi, memdev0\_SdramCntl0\_host\_intf\_data\_o is valid and the memdev0\_SdramCntl0\_host\_intf\_rd\_i goes lo.



During the first part of the memory\_test Write takes place.

python memdev.py

make sudo config\_cat top.bin

2^24 16777216 0x000000 0xFFFFF 16Bits @PREFIX=sdram @DEVID=SDRAM @\$LGMEMSZ=24 @LGMEMSZ.FORMAT=%d @\$NADDR=(1<<(@\$THIS.LGMEMSZ-2)) @\$NBYTES=(1<<(@\$THIS.LGMEMSZ)) @NBYTES.FORMAT=0x%08x @ACCESS=@\$(DEVID)\_ACCESS

@SLAVE.TYPE=MEMORY

@SLAVE.BUS=wb

@LD.PERM=wx