


## Host interface signals

```
wire [23:0] SdramCntl0_host_intf_addr_i;  
wire SdramCntl0_host_intf_rd_i;  
wire [15:0] SdramCntl0_host_intf_data_i;  
wire [15:0] SdramCntl0_host_intf_data_o;  
wire SdramCntl0_host_intf_done_o;  
wire SdramCntl0_host_intf_wr_i;
```


## Write function

The 24 bit SdramCntl0\_host\_intf\_addr\_i is set on the raising edge of clk. One clk later the 16 bit SdramCntl0\_host\_intf\_data\_i and SdramCntl0\_host\_intf\_wr\_i goes hi. A clk later the SdramCntl0\_host\_intf\_done\_o goes hi and the SdramCntl0\_host\_intf\_wr\_i goes lo.



## Read function

The 24 bit SdramCntl0\_host\_intf\_addr\_i is set on the raising edge of clk. One clk later the 16 bit SdramCntl0\_host\_intf\_data\_i is set and SdramCntl0\_host\_intf\_rd\_i goes hi. Five clk later the SdramCntl0\_host\_intf\_done\_o goes hi and the SdramCntl0\_host\_intf\_rd\_i goes lo.



```

2^24          16777216    0x000000    0xFFFFFFFF    16Bits
@PREFIX=sdram
@DEVID=SDRAM
@$LGMEMSZ=24
@LGMEMSZ.FORMAT=%d
@$NADDR=(1<<(@$THIS.LGMEMSZ-2))
@$NBYTES=(1<<(@$THIS.LGMEMSZ))
@NBYTES.FORMAT=0x%08x
@ACCESS=@$(DEVID)_ACCESS
@SLAVE.TYPE=MEMORY
@SLAVE.BUS=wb
@LD.PERM=wx
  
```