

```

ppio #(.W(16))
    sdramioi(o_ram_we_n, io_ram_data, o_ram_data, i_ram_data);

module ppio(i_dir, io_data, i_data, o_data);
    parameter W=8;
    input i_dir;
    inout [(W-1):0] io_data;
    input [(W-1):0] i_data;
    output [(W-1):0] o_data;


    genvar k;
    generate
    for(k=0; k<W; k = k+1)
        SB_IO #(.PULLUP(1'b0),
            .PIN_TYPE(6'b101001))
        theio(
            .OUTPUT_ENABLE(!i_dir),
            .PACKAGE_PIN(io_data[k]),
            .D_OUT_0(i_data[k]),
            .D_IN_0(o_data[k])
        );
    endgenerate

endmodule

```


Write 0x2000000 0x55AAAA55
Address 0x0000 o_ram_data 0x55AA
o_ram_we_n & o_ram_cas_n & o_ram_dmod catzip

Error in simulation no lower
16 bits & hw
o_ram_data should be 0xaa55
Lower 16 bits get written to
upper 16 bits hw



Address 0x0400 o_ram_data 0x55AA
o_ram_we_n & o_ram_ras_n
catzip


Error in simulation no lower 16 bits & hw
o_ram_data should be 0xaa55
Lower 16 bits get written to upper 16 bits hw



Write 0x2000000 0x55AAAA55

Address 0x0000 o_ram_data 0x55AA

o_ram_we_n & o_ram_cas_n & o_ram_dmod xulalx25soc



Error in simulation hw
okay xulalx25soc
Should be o_ram_data
0xaa55

