

PipelineC Ethernet PMOD
02/15/25

02/13/25

```

      -----| |-----
      ----| | | |----
grd-- | | | |
      vcc | | | |
           0 0 0 0 0 0
           0 0 0 0 0 0
      vcc | | | |
      grd-- | | | |
           -----| | | |-----
           -----| | | |-----

```

```
export PIPELINEC_REPO="$HOME/PipelineC"
export OSS_CAD_SUITE=$HOME/oss-cad-suite/
export PATH="$HOME/.pyenv/bin:$HOME/local/openocd/bin:$PATH"
```

```
devel@pi5-70:~/PipelineC $  
devel@pi5-80:~/PipelineC $ git log  
commit ff24c29192f5a479eed5e34c54ba3eabc5d1ec67 (HEAD -> test-dev, origin/test-dev)  
Merge: cb8e24b 707142c  
Author: develone <develone@sbcglobal.net>  
Date: Fri Feb 14 20:25:24 2025 -0700
```

Merge branch 'JulianKemmerer:master' into test-dev

```
devel@pi5-80:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ make clean
rm -f lextab.py
rm -f yaccstab.py
rm -f pll_clk_mhz.h
rm -f -r pipelinec_output
rm -f pipelinec.log
rm -f pll.v
rm -f *.json *.asc *.bin *.uf2
rm -f yosys_stderr.log
rm -f dfu_util.log
devel@pi5-80:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ ls
eth_clocks.py  ethernet_top.sv  Makefile  README.md  top.h      top.sv
ethernet_top.c  ice40.pcf      pong_top.c  top.c      top_pins.svh
devel@pi5-80:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ make pipelinec
echo "#define PLL_CLK_MHZ 25.0\n" > pll_clk_mhz.h
/home/devel/PipelineC/src/pipelinec top.c --top pipelinec_top --out_dir pipelinec_output --comb --no_synth > pipelinec.log
```

```

devel@pi5-80:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ make gateway.bin
/home/devel/oss-cad-suite/bin/icepll -q -i 12 -o 25.0 -p -m -f pll.v
/home/devel/oss-cad-suite/bin/yosys -q -m ghdl -p "ghdl --std=08 -frelaxed `cat
pipelinec_output/vhdl_files.txt` -e pipelinec_top; read_verilog -sv top.sv pll.v; synth_ice40 -top top
-json gateway.json" 2> yosys_stderr.log
/home/devel/oss-cad-suite/bin/nextpnr-ice40 -q --randomize-seed --up5k --package sg48 --pcf
ice40.pcf --json gateway.json --asc gateway.asc --freq 25.0
/home/devel/oss-cad-suite/bin/icepack gateway.asc gateway.bin
devel@pi5-80:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ bin2uf2 -o
gateway.uf2 gateway.bin
*****pi5-70*****
devel@pi5-70:~/PipelineC $
commit ff24c29192f5a479eed5e34c54ba3eabc5d1ec67 (HEAD -> test-dev, origin/test-dev)
Merge: cb8e24b 707142c
Author: develone <develone@sbcglobal.net>
Date: Fri Feb 14 20:25:24 2025 -0700

```

Merge branch 'JulianKemmerer:master' into test-dev

```

devel@pi5-70:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ ls
eth_clocks.py  gateway.uf2  pll_clk_mhz.h  top_pins.svh
ethernet_top.c ice40.pcf    pll.v          top.sv
ethernet_top.sv lextab.py    pong_top.c     yacctab.py
gateway.asc     Makefile     README.md      yosys_stderr.log
gateway.bin     pipelinec.log top.c
gateway.json    pipelinec_output top.h

```

```

devel@pi5-70:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ make clean
rm -f lextab.py
rm -f yacctab.py
rm -f pll_clk_mhz.h
rm -f -r pipelinec_output
rm -f pipelinec.log
rm -f pll.v
rm -f *.json *.asc *.bin *.uf2
rm -f yosys_stderr.log
rm -f dfu_util.log
devel@pi5-70:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ make pipelinec
echo "#define PLL_CLK_MHZ 25.0\n" > pll_clk_mhz.h
/home/devel/PipelineC/src/pipelinec top.c --top pipelinec_top --out_dir pipelinec_output --comb --
no_synth > pipelinec.log
devel@pi5-70:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ make gateway.bin
/home/devel/oss-cad-suite/bin/icepll -q -i 12 -o 25.0 -p -m -f pll.v
/home/devel/oss-cad-suite/bin/yosys -q -m ghdl -p "ghdl --std=08 -frelaxed `cat
pipelinec_output/vhdl_files.txt` -e pipelinec_top; read_verilog -sv top.sv pll.v; synth_ice40 -top top
-json gateway.json" 2> yosys_stderr.log
/home/devel/oss-cad-suite/bin/nextpnr-ice40 -q --randomize-seed --up5k --package sg48 --pcf
ice40.pcf --json gateway.json --asc gateway.asc --freq 25.0
/home/devel/oss-cad-suite/bin/icepack gateway.asc gateway.bin
devel@pi5-70:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ bin2uf2 -o
gateway.uf2 gateway.bin

```





absurdfatalism Yesterday at 6:06 PM



Yay confirmed this ethernet phy pmod-like thing works with pico ice and # pipelinec 🙌

https://www.amazon.com/dp/B07S8MRH92?ref=ppx_yo2ov_dt_b_fed_asin_title&th=1




Destination		Protocol
4:8f:73	a0:b1:c2:d3:e4:f5	0xffff
3:e4:f5	GoodWayI_24:8f:73	0xffff
bits), 78 bytes captured (624 bits) o		
e4:f5 (a0:b1:c2:d3:e4:f5), Dst: GoodWa		
73 (00:50:b6:24:8f:73)		
0:b1:c2:d3:e4:f5)		
3512d44b05bc6d05767e49722b...		
d3 e4 f5 ff ff 32 30	.P.\$s.	
35 12 d4 4b 05 bc 6d	.qfP"mRo .5.K.	
f9 96 a7 c7 c8 d7 85	.v~Ir+=.)	
dd 0a a8 e2 c7 16 e7	9>.\.'-6]	
e2 90 2f aa 68	=.0..nL. g../.h	


The FPGA is just passing through frames that match a specific MAC address, that a0:b1 etc one in image
parses the ethernet header src and dst mac
and sends the frame back to where it came

XX

Peripheral Headers



XX



pico-ice

A small, low cost board featuring:

- a Raspberry Pi Pico processor (RP2040)

- RP2040 pin
- iCE40 pin
- Pmod 1: ICE Pmod
- Ground pin
- ~R ~G ~B: LED
- SS SCK SI SO: SPI
- Pmod 2: ICE Pmod
- Power pin

