


PipelineC Ethernet PMOD 02/28/25

The current image which does work in the form matrix multiply.





Tested 02/28/25 in PipelineC repo.




This image was loopback tested on 02/17/25 this is what the current design implements 50MHz HEADER RMII RX-> AXIS-> CDC FIFO AXIS RX MAC ETH Parse FIFO PAYLOAD FIFO TX MAC AXIS CDC FIFO AXIS ETH Build → RMII TX-AXIS buses are 8b wide

pico-ice Running gateware.bin provided by Discord user absurfatalism. Led blink red. This was fixed with added make parameters.

make clean

scp gateware.uf2 pi5-90:/media/devel/pico-ice/


user clock could be as low as 50M/4 = 12.5M



| 3.3 grd A4 A | A3 A2 A1 | pico-ice | 3.3 grd A | 4 A3 A2 A1 |
|----------------------------------|----------------------------------|----------|---------------------------------|---------------------------------|
| 3.3 grd B4 B3 A2 B1 | | | 3.3 grd B4 B3 B2 B1 | |
| A1-43 A2-38 A3-34 A4-31 | B1-42 B2-36 B3-32 B4-28 | | A1-4 A2-2 A3-47 A4- 45 | B1-3 B2-48 B3-46 B4-44 |

USB


XX



raspberry-pi-5 devel@pi5-90:~/PipelineC/examples/arty/src/eth \$ sudo ./loopback_test

pico-ice with Ethernet pmod devel@pi5-90:~/PipelineC/examples/arty/src/eth \$ sudo ./loopback_test Test passed!

sch



sch

```
pi5-70 or pi5-80 devel@pi5-80:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ devel@pi5-70:~/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec $ make clean make pipelinec TOP_NAME=ethernet_top NEXTPNR_ARGS="--pre-pack eth_clocks.py" make gateware.bin TOP_NAME=ethernet_top NEXTPNR_ARGS="--pre-pack eth_clocks.py" bin2uf2 -o gateware.uf2 gateware.bin scp gateware.uf2 gateware.bin scp gateware.uf2 pi5-90:/media/devel/pico-ice/ devel@pi5-90:~/PipelineC/examples/arty/src/eth $ sudo ./loopback_test Test passed!
```