



# Simulation/Co-Simulations Tools

Edward Vidal Jr.  
08/31/15



# Tools

- MyHDL
- VHD2VL
- Iverilog
- Python

# Steps to Create Simulation

- Create test\_xxx.py file
  - create the signals that are to be test
  - define stimulus
  - create a clkgen
  - prepare the cosimulation environment
    - `cmd = "iverilog -o ifchain ../ifchain.v ./tb_ifchain.v"`
    - `cmd = "vvp -m ./myhdl.vpi ifchain"`
    - `cosim = Cosimulation(cmd, **sigs)`
- Create tb\_xxx.v file
  - Defines where the vcd file will be
  - Defines name of vcd file