
SPI-Master Written in SystemVerilog & SPI-Master with Single CS

10/27/23

## Serial Peripheral Interface (SPI)



https://youtu.be/ba0SQwjTQfw? Youtube video

Forked <a href="https://github.com/nandland/spi-master">https://github.com/nandland/spi-master</a>

Iverilog required -g2005-sv and the file SPI\_Master.v to obtain the dsn

devel@pi4-20:git clone https://github.com/develone/spi-master.git -b dev devel@pi4-20:~/spi-master/Verilog/sim \$ iverilog -g2005-sv -o dsn SPI\_Master\_TB.sv SPI\_Master.v

devel@pi4-20:~/spi-master/Verilog/sim \$ vvp dsn

VCD info: dumpfile dump.vcd opened for output.

VCD warning: \$\(\frac{1}{2}\)dumpvars: Unsupported argument type (vpiPackage)

Sent out 0xC1, Received 0xc1

Sent out 0xBE, Received 0xbe


Sent out 0xEF, Received 0xef


devel@pi4-20:~/spi-master/Verilog/sim \$ gtkwave dump.vcd

GTKWave Analyzer v3.3.104 (w)1999-2020 BSI

[0] start time.


[922] end time.






devel@pi4-20:~/spi-master/Verilog/sim \$ iverilog -o dsn1 -g2005-sv SPI\_Master\_With\_Single\_CS\_TB.sv ../source/SPI\_Master\_With\_Single\_CS.v devel@pi4-20:~/spi-master/Verilog/sim \$ vvp dsn1 VCD info: dumpfile dump.vcd opened for output. VCD warning: \$dumpvars: Unsupported argument type (vpiPackage)


Sent out 0xC1, Received 0xc1 Sent out 0xC2, Received 0xc2 xx





XX


Note: In the center of the image below the signal o\_SPI\_CS\_n.




```
Mode | Clock Polarity (CPOL/CKP) | Clock Phase (CPHA)
//
//
                     0
          0
                                   0
//
          1
                     0
                                   1
          2
                                   0
//
                     1
//
          3
                     1
                                   1
 localparam IDLE
                      = 2'b00;
 localparam TRANSFER = 2'b01;
 localparam CS_INACTIVE = 2'b10;
```

Mode0 clk idle lo positive edge.


iverilog -o dsnmode0 -g2005-sv SPI\_Master\_With\_Single\_CS\_TB.sv
../source/SPI\_Master\_With\_Single\_CS.v
parameter SPI\_MODE = 0; // CPOL = 0, CPHA = 0



Mode1 clk idle lo negative edge iverilog -o dsnmode1 -g2005-sv SPI\_Master\_With\_Single\_CS\_TB.sv ../source/SPI\_Master\_With\_Single\_CS.v



Mode2 clk idle hi positive edge iverilog -o dsnmode2 -g2005-sv SPI\_Master\_With\_Single\_CS\_TB.sv ../source/SPI\_Master\_With\_Single\_CS.v parameter SPI\_MODE = 2; // CPOL = 1, CPHA = 0



Mode3 clk idle hi negative edge iverilog -o dsnmode0 -g2005-sv SPI\_Master\_With\_Single\_CS\_TB.sv ../source/SPI\_Master\_With\_Single\_CS.v parameter SPI\_MODE = 3; // CPOL = 1, CPHA = 1 verilog -o dsnmode2 -g2005-sv SPI\_Master\_With\_Single\_CS\_TB.sv

