

\*\*\*\*\***DRAFT**\*\*\*\*\*

**Testing MyHDL created *uart\_tx.v* & *uart\_rx.v*  
for the CATBOARD**

**based *UART\_RX.v* & *UART\_TX.v*  
04/27/18**

\*\*\*\*\***DRAFT**\*\*\*\*\*

Thu Apr 19 2018

Initial code was download from  
<https://www.edaplayground.com/x/Pgf>

<http://www.nandland.com>

Command to create ***testuart*** from ***UART\_TB.v*** ***UART\_RX.v*** ***UART\_TB.v*** includes ***UART\_TX.v***

***iverilog -o testuart UART\_TB.v UART\_RX.v***


***vvp testuart***

***VCD info: dumpfile dump.vcd opened for output.***


***Test Passed - Correct Byte Received***

This code was created

```
// Testbench uses a 25 MHz clock
// Want to interface to 115200 baud UART
// 25000000 / 115200 = 217 Clocks Per Bit.
parameter c_CLOCK_PERIOD_NS = 40;
```



*Note the clock period of 40 nsec the time between the white marker and red marker.*



Both the UART\_TX and UART\_RX are a case statement  
IDLE, TX\_START\_BIT, TX\_DATA\_BITS, TX\_STOP\_BIT, and C:EANUP.  
IDLE, RX\_START\_BIT, RX\_DATA\_BITS, RX\_STOP\_BIT, and C:EANUP.  
In MyHDL the case statement was written for uart\_tx.

```
if(r_SM_Main==IDLE):  
    .  
    .  
elif (r_SM_Main==TX_START_BIT):  
    .  
    .  
elif (r_SM_Main==TX_DATA_BITS):  
    .  
    .  
elif (r_SM_Main==TX_STOP_BIT):  
    .  
    .  
else:  
    .  
    .
```

and the uart\_rx was similar

```
if(r_SM_Main==IDLE):  
    .  
    .
```

***elif (r\_SM\_Main==RX\_START\_BIT):***

*.*  
*.*

***elif (r\_SM\_Main==RX\_DATA\_BITS):***

*.*  
*.*

***elif (r\_SM\_Main==RX\_STOP\_BIT):***


*.*  
*.*

***else:***

*.*  
*.*

In the simulation the r\_TX\_BYTE is set to byte to be transmitted and a 1 clock wide r\_TX\_DV.

```
r_TX_DV  <= 1'b1;  
r_TX_Byte <= 8'h3A;  
@(posedge r_Clock);  
r_TX_DV <= 1'b0;
```




Testing at 100 MHz appears okay  
 Using MyHDL to create *uart\_rx.v* with *uart\_rx.py*  
 & *uart\_tx.v* with *uart\_tx.py*


*iverilog -o testuart tb\_dut\_uart\_txrx.v uart\_rx.v*

*vvp testuart*  
*VCD info: dumpfile dump.vcd opened for output.*  
*Test Passed - Correct Byte Received*


Serveral simulation were tested 0x3F, 0x32, 0x38, 0x3A, 0x41.  
 3F transmitted & recieved



00111111  
 32 transmitted & recieved  
 00110010





38 transmitted & recived



00111000

3A transmitted & recived





0100001

uart\_txrx.sh            catboard.sh


uart\_txrx\_pnr.sh        catboard\_pnr.sh  
uart\_loopback.pcf       catboard.pcf

uart\_txrx\_bin.sh        catboard\_bin.sh

/home/pi/uart\_rxtx/MyHDL  
sudo ~/catboard\_yosys/config\_cat uart\_loopback.bin

/home/pi/uart\_rxtx/catboard  
sudo ~/catboard\_yosys/config\_cat catboard.bin

The programmed FPGA is transmitting the received character not correctly.



```
File Edit Tabs Help
Welcome to minicom 2.7
OPTIONS: I18n
Compiled on Apr 22 2017, 09:14:19.
Port /dev/ttyAMA0, 21:44:20
Press CTRL-A Z for help on special keys
pÿ23pÿ67>?orsnofgnoz{nono~ÿs~ÿw~ÿz
```