*******DRAFT*****

Testing MyHDL created uart_tx.v & uart_rx.v for the CATBOARD

based UART_RX.v & UART_TX.v 04/27/18

*******DRAFT*****

Thu Apr 19 2018

Initial code was download from https://www.edaplayground.com/x/Pgf http://www.nandland.com


Command to create testuart from $\textit{UART_TB.v}$ $\textit{UART_RX.v}$ $\textit{UART_TB/v}$ includes $\textit{UART_TX.v}$

iverilog -o testuart UART_TB.v UART_RX.v


vvp testuart VCD info: dumpfile dump.vcd opened for output. Test Passed - Correct Byte Received

This code was created

// Testbench uses a 25 MHz clock // Want to interface to 115200 baud UART // 25000000 / 115200 = 217 Clocks Per Bit. parameter c_CLOCK_PERIOD_NS = 40;



Note the clock period of 40 nsec the time between the white marker and red marker.



```
Both the UART_TX and UART_RX are a case statement
IDLE, TX_START_BIT, TX_DATA_BITS, TX_STOP_BIT, and C:EANUP.
IDLE, RX_START_BIT, RX_DATA_BITS, RX_STOP_BIT, and C:EANUP.
In MyHDL the case statement was written for uart_tx.

if(r_SM_Main==IDLE):

elif (r_SM_Main==TX_START_BIT):

elif (r_SM_Main==TX_DATA_BITS):

elif (r_SM_Main==TX_STOP_BIT):

and the uart_rx was similar

if(r_SM_Main==IDLE):

...

if(r_SM_Main==IDLE):

if(r_SM_Main=IDLE):

if(r_SM_Main
```

r_TX_DV <= 1'b1;

r_SM_Main[2:0] =000

Append Insert Replace

r_TX_Byte <= 8'h3A;
@(posedge r_Clock);
r_TX_DV <= 1'b0;

File Edit Search Time Markers View Help

Type Signals

View LClock

View LClock

View LANGE (19) and
View LANGE (19) and
View LClock

View LANGE (19) and
View LClock

View LANGE (19) and
View LClock

View LANGE (19) and
View LANGE (19) and
View LClock

View LANGE (19) and
View


Testing at 100 MHz appears okay
Using MyHDL to create *uart_rx.v* with *uart_rx.py*& *uart_tx.v* with *uart_tx.py*

iverilog -o testuart tb_dut_uart_txrx.v uart_rx.v


vvp testuart

VCD info: dumpfile dump.vcd opened for output. Test Passed - Correct Byte Received


Serveral simulation were tested 0x3F, 0x32, 0x38, 0x3A, 0x41. 3F transmitted & recived




00111111 32 transmitted & recived 00110010



38 transmitted & recived




00111000 3A transmitted & recived



00111010

41 transmitted & recived



0100001

uart_txrx.sh catboard.sh

uart_txrx_pnr.sh catboard_pnr.sh uart_loopback.pcf catboard.pcf

uart_txrx_bin.sh catboard_bin.sh

/home/pi/uart_rxtx/MyHDL sudo ~/catboard_yosys/config_cat uart_loopback.bin

/home/pi/uart_rxtx/catboard sudo ~/catboard_yosys/config_cat catboard.bin

The programmed FPGA is transmitting the received character not correctly.

```
Welcome to minicom 2.7

OPTIONS: I18n
Compiled on Apr 22 2017, 09:14:19.
Port /dev/ttyAMA0, 21:44:20

Press CTRL-A Z for help on special keys
bÿ23bÿ67>?orsnofgnoz{nono~贖s~∰/w~腔■
```