

DIGITAL ELECTRONICS AND PULSE TECHNIQUE

Lab Work

CSE 2366

Fall 2025

Md. Robiul Islam

ID: 4124010**2034** (6A)




Experiment No. **07**


Experiment Name : **SR & D FlipFlop**

7.1 Circuit diagram

SR FlipFlop




D FlipFlop




7.2 Circuit screenshots

SR FlipFlop



D FlipFlop



7.3 Circuit links

SR FlipFlop

[Click Here](#)

D FlipFlop

[Click Here](#)

7.4 Discussion

SR FlipFlop: An SR (Set-Reset) flip-flop is a fundamental one-bit memory device with two inputs, S (Set) and R (Reset), and two complementary outputs, Q and Q'. It stores a single bit of data and maintains this state until the inputs change, operating in sync with a clock signal in synchronous systems.

D FlipFlop: A D (Data) flip-flop is a modified SR flip-flop that eliminates the invalid state by using a single data input, D, which is connected to the S input and inverted for the R input, ensuring S and R are never the same simultaneously. It is primarily used for data storage and synchronization in digital circuits.