


30/07 Instns

Internal RAM 8052



Arithmetic $\rightarrow R_0 \text{ or } R_i \text{ only}$

Add A, $R_n / @R_i / \text{add} / \#n$
 AddC A, $R_n / @R_i / \text{add} / \#n$
 Subb A, $R_n / @R_i / \text{add} / \#n$
 Mul AB
 Div AB
 INC $R_n / @R_i / \text{add}$
 DEC $R_n / @R_i / \text{add}$

Bit

ANL C, bit
 ORL C, bit
 CLR C
 CLR bit $\rightarrow 8\text{bit address}$
 SETB C $\Rightarrow \text{any} = 1$
 SETB bit
 CPL C
 CPL bit

Logical

ANL A, $R_n / @R_i / \text{add} / \#n$ ANL $\text{add}, A / \#n$
 ORL ~~OR~~ XRL
 RL, RLC, RR, RRC
 CLR A, ~~OR~~ CPL A

\downarrow
 destⁿ is add.

Data Transfer

MOV R_n, add

MOV R_n, @R_i

MOV add, R_n

MOV add, add → mov 2, 0 → R₂ ← R₀

entn. { MOVX A, @R_i ⇒ Read, flip for writing
RAM { MOVX A, @DPTR

entn. { MOVC A, @A+DPTR
ROM { MOVC A, @A+PC

Push add M(SP) ← M(add)

Pop add M(add) ← M(SP)

XCH A, R_n / @R_i / add

SWAP A ⇒ 86 → 68 (~~Interchanges~~ Interchanges the 2 nibbles)

Control flow

ACALL add 11

LCALL add 16

AJMP add 11 - 2 byte

LJMP add 16 - 3 byte

SJMP rel - 2 byte

RET - 1 byte

RETI

JZ rel

JNZ rel

JC rel

JNC rel

CJNE A, add, rel

CJNE R_n / @R_i / add,

#n, rel

DJNZ R_n, rel

↳ 1st decrement R_n,
• check if zero
• if not zero then jump

compare A & add content
& if not equal, jump to
rel

40 values, 1st stored at 50H, ~~search for 50~~

→ MOV R3, #10
 MOV R0, #50H
 MOV R5, #0
 MOV A, @R0

Loop: INC R0
 DEC R3
 ADD A, @R0
 JNC Next
 INC R5

Next: CJNE R3, #0, loop
 MOV R4, A

Stop: SJMP Stop

3/10/17 40 values, 1st stored in 50H, check if 25 present.

~~MOV R0, #50H~~

MOV R0, #50H

MOV R2, #40

loop: MOV A, @R0
 CJNE A, #25, Forward

MOV R3, 0

~~STOP~~ SJMP STOP

0 refers to R0. We can't write R0 directly

forward: INC R0
 DJNZ R2, loop
 CLRA

STOP: SJMP STOP

Assembler directive

Page No.:

EQU P_i, #3.14.

Sort 40 nos., starting from 50H

```
MOV R0, #40
loop 2: MOV R0, #50H
        MOV R3, 2
loop 1: DEC R3
loop 1: MOV A, @R0
        INC R0
        MOV R5, A
        CLR C
        SUBB A, @R0
        JC Nent
        MOV A, R5
        XCH A, @R0
        DEC R0
        MOV @R0, A
        INC R0
        } SWAP
Nent:   DJNZ R3, loop 1
        DJNZ R2, loop 2
STOP:   SJMP STOP
```

Subroutine

ACALL SWAPPER

08-09

SP → 09

SWAPPER: MOV A, R5

XCH A, @R0

DEC R0

MOV @R0, A

INC R0

RET

LCALL WAIT

WAIT: MOV R4, #50

WAIT2: DJNZ R4, WAIT2

RET

POP R4

2/07Subroutines

MOV R1, #50

MOV R2, #60

LCALL Delay

To preserve value in R1

MOV R3, R1 \Rightarrow n_1

Delay: DJNZ R2, Delay

RET \Rightarrow n_2 $\Rightarrow n_1 \cdot 50 + n_2$

Passing parameters to subroutines by reference (memory)

Led blink

Loop: MOV A, #00H

MOV PL, A

LCALL Delay

MOV A, #FFH

MOV PL, A

LCALL Delay

SJMP Loop


Passing by stack

MOV R1, #50

MOV R2, #60

PUSH R1

LCALL Delay

Delay: ~~Dec~~ Dec SP

Dec SP

POP R1

Loop: DJNZ R2, Loop

INC SP

INC SP

INC SP

RET

By changing RS1 & RS0, we can change the register bank which will be used.

SETB PSW 5

If we don't know how high stack will go
& if we plan to change the registers bank,
then its good to change SP location.
MOV SP, #20.