

Microprocessors

Page No.:

Date:

youva

Cycle	IF	ID/OR	Ex	Mem	WB
1	I ₁				
2	I ₂	I ₁			
3	I ₃	I ₂	I ₁		
4	I ₄	I ₃	I ₂	I ₁	
5	I ₅	I ₄	I ₃	I ₂	I ₁
6	I ₆	I ₅	I ₄	I ₃	I ₂
7	I ₇	I ₆	I ₅	I ₄	I ₃

latency

every cycle
1 inst's
complete

$$CPI \approx 1$$

Cycle time = max (IF, ..., WB)

↳ same as multi cycle max time.

Single cycle implemⁿ → Hardware (Regist. interface)

↳ Decoded control signals need to be carried through.

$$\begin{aligned} \# \quad & I_1: R_1 = R_2 + R_3 \\ & I_2: R_4 = R_1 + R_5 \end{aligned} \Rightarrow \text{Dependant}$$

∴ will fail

Approx.
Computing

where we
try to solve
errors
(media play
in compute)

⇒ Detect dependencies

comparators


$$\hookrightarrow (RS1^{ID} == RD^{EX}) \parallel (RS2^{ID} == RD^{EX})$$

∴ When detected, stop ID instⁿ until Ex instⁿ is completed/writes back


If 10 instⁿ have such imm depend.

$$\hookrightarrow CPI_{avg} = 1.3$$

(For every 10 instⁿs → 10 + 3 cycles needed)



By-pass or forwarding of value



∴ New, pipeline will work

If I_1 & I_3 dependency
 $\hookrightarrow (RS1^{ID} == RD^{Mem}) \parallel (RS2^{ID} == RD^{Mem})$

If I_1 & I_n dependency
 $\hookrightarrow (RS1^{ID} == RD^{WB}) \parallel (RS2^{ID} == RD^{WB})$

$I_1: r_1 = r_2 + r_3$
 $I_2: r_1 = r_1 + r_6$
 $I_3: r_7 = r_1 + r_0$

∴ you prioritize (Use the closer value when both dependencies are there)

Ex $I_1: r_1 \leftarrow r_2 + 50$
 $I_2: r_3 \leftarrow r_1 + r_4$


Same cycle.

In this case, we can't do anything as data itself is not produced earlier

∴ Here we need to wait for 1 cycle
 \hookrightarrow Load followed by immediate dependency

load $r_1, (r_2), 50 : I_1$
 add $r_3, r_1, r_4 : I_2$

Bubble or Stall




Effect \Rightarrow $\begin{matrix} \swarrow & \text{AL Inst}^n \\ \beta & \text{Load} \rightarrow \uparrow \text{imm. depend}^n \\ \swarrow & \gamma & \text{Store} \\ \swarrow & \delta & \text{Branch} \end{matrix}$ $\begin{matrix} \text{201} \\ \text{301} \end{matrix}$ $\left| \begin{matrix} \text{CP1} \\ = 1 + B \cdot 2 \cdot (1) \\ = 1 + (2 \cdot 3) \\ = 1.06 \end{matrix} \right|$

\Rightarrow How to stall? \Rightarrow Disable the registers at IF/ID & ID/Ex interface & other instn store mem.

$A = B + C + D$ \parallel $\begin{matrix} \text{load } r_1, B \\ \text{load } r_2, C \\ \text{Add } r_3, r_1, r_2 \\ \text{Store } r_3, t_1 \end{matrix}$ \rightarrow $\begin{matrix} \text{load } r_4, D \\ \text{add } r_5, r_4, r_3 \\ \text{Store } r_5, A \end{matrix}$
 $T1 = B + C$
 $A = T1 + D$
 to remove the 2 imm. depn.

Change in control flow (Branch/Jump)

IF: Jump \rightarrow Taken branch
 \hookrightarrow can be detected earliest at ID stage



$\begin{matrix} \text{I}_1: r_1 = r_2 + r_3 \\ \text{I}_2: \text{call}() \\ \text{NOP} \end{matrix} \parallel \begin{matrix} \text{I}_1: \\ \text{I}_2: \text{call}() \\ \text{I}_3: r_1 = r_2 + r_3 \end{matrix}$
 $\text{NOP} \Rightarrow$ If you don't have any other indep. instn.

Delayed branch execution \rightarrow specify in ISA
 \rightarrow ~~branch has to be left~~
 \rightarrow 1 instn. after the branch is executed.
 \downarrow
 I_2 is already loaded & is in IF. \therefore That will be executed before ~~call instn~~ function.

Condⁿ calls


1) Handling of branches → data dependant
 I1: BEQ R1, R2, Imm16

Every misprediction → 2 cycle penalty

Assume branch not taken & go on

$$CPI = 1 + \underbrace{0.15}_{\substack{\text{1 branch} \\ \text{inst}^n}} \times \underbrace{0.7}_{\substack{\text{1 branch} \\ \text{taken}}} \times 2$$


2 cycles lost



But majority instⁿs require to branch
 ⇒ Use lookup table & take I₂₀ by default

But then Branch instⁿ is detected only at ID stage. ⇒ One cycle will always be lost as I₂ will be loaded in IF ~~which has~~ instead of I₂₀.

PC	BTA
100	700
150	540



Filled when the program runs (initially 2 cycles penalty only)


But if branch not taken, table not filled.
But in ex. stage, PC+1 is available & we detect it is branch. has to be carried till execⁿ stage

#

Predicted	Actual	
0	1	entry
1	1	
...	...	
1	0	exit

∴ only at entry & exit pc it will go wrong.
80%.

looking at more past history, we can further ↑ efficiency to almost 95%.



look at MSB to decide if Branch by default or not.