



7	classmate
	Date
	C rage
	Performance :- Anthmetic/Logical :- 50%
. 0	Load :- 20 %
	Store 2-10 %
	Bronch BEg = 15
	Jump 2-5%
	For multicycle, Performance = N x to 12.45 × 4-15 × 305
	=1245
	single cycle = 12-5
	lacionale la lles activitantes de la serie
•	Depending on franctions of instruction types, either of single cycle
	or multicycle implementation.
0	In spite of fewer registers, single-cycle is more expensive
	overall in terms of hardware
- 11	Single cycle :- Lowest possible CPI (1)
-	Possible 6 strike a balance :- eg- 2 cycle implementation.
	AN ALL AND
_	manda 8018 maller and down he ignite to the
)	Pipelining
	The state of the s
	De la la la la la la montres
-	Begin next instruction before previous is over; using the idle resources.
-	In RISC, subtasks in every instruction are very similar - fatch
	Instruction, fetch operands, also operation, etc.
	Called and the bearing and a Nagarage and the same of the
	It is possible to get least possible cycle time (like multicycle)
	If we assume all instructions to be independent, then
	we can do pipalining and then we will get cycle time
	equal to max { sub-task time }





IF ID/OR EX Men WB	
J.	
I Latoncy	
I, J, J,	
$I_{2}$ $I_{3}$ $I_{2}$ $I_{4}$	
$\frac{1}{2}$ $\frac{1}{3}$ $\frac{1}{2}$	<u>-</u> _,
	-1
How do you design a pipeline (determine the required subtastis)?	
el & from multicucle :- We will have minimal resources	-
Could be on Issue it resource is straight	-
subtasks	
eg- In multicycle, some memory is used by IF & Mem.	1
and the state of the property of the state o	-
- : Start with single cycle to get maximal resources.	-
	-
We generate control exgnals through combinational decoder of maragist single cycle implementation (like always), and "remember" them ,	
single cycle implementation (like always), and "remember" them	
The control signals for each instruction must be propagated	
dect dang with the more	
, III	
Trave a register co state control square	
of the size equal to number of control signals howing half	
11 11 11 11 11 11 11 11 11 11 11 11 11	1
Register in subtask I will have size equal to total number of contra	1
the state of the s	
- PC is also propagated through the stages, as it will be required	
for raturning control flow changes.	
	1
	27-1
	6












Scanned by CamScanner



Scanned by CamScanner

	Classmate Date Page
	Onconditional Jump  at all interface be register have a bit "valid"
	of It is found to be jump; more valid' of Is that  If valid = 0, don't let that instruction write to stages  egisters, memory,
A P	D stage (using separate ALU)
- A	source branch is not token. Bring in I2, I3 somether branch is not token. It decides whether branch is
*	E branch is to be token, don't let I2, I3 update  age / registers/memory  - Penalty of 2 cycles  F Most & of the times, branches are token
- As	the end of EX, stage.
	of know yet where to branch to
. Q-	AL B - Load, & - Store, S -> Branch (Conditional) & - Jump  10 1 independency 70% branches are teles  T = 1 + Bx(1) + e(1) + S(0.7)(2)

Scanned by CamScanner