	classmate Date
0	MEMORY SYSTEM
29/10	THEMORY STSTEM
garino.	To modern memory, one memory across tokes 150-200 cycles's
	For modern memory, one memory acress
-	(not las before) - Not counting multiple memory accesses (just one, to fatch
1	- Not counting multiple memory access
	- Prelining motes no sense, as as a fetched instruction will below
J-	- Papelining motes no sense, as a recorde
	only thatages cycles more to complete
1	
•	One possible solution: Coche
	Between processor and memory, add a very small, but fast
200	block of memory. This has, say, only 8 bytes (worth 2
	instructions) and is made from more expensive SRAM
	SRAM memory is accessible in single cycle (must fetch consecutively written instructions)
	,
-	Fetch 8 bytes (2 instructions) from memory into SRAM (~200 cycles
	Processor fetches I, (200st cycle)
	Iz (201 rd cycle) pipelining
	T3 (401 cycle)
	Ta (Aod th gycle) pipelining.
	Performance almost doubles by introducing SRAM, as at least
	2 instructions are being pipelined.
eg	Eg Program for it in range (n):
	5,
	Assume instruction I
	do not access memory I3
	In 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
	IT SRAM is 16 bytes, 4 instructions will be fetched in 200
Control of the Contro	cycles and stored in SRAM
	For every subsequent iteration, we don't need to fetch again
	and instructions can be pipelined as bot
	CPI → J as we are using only 4 instruction multiple times







