

~~Here~~ : Here: JNB TI Here.
JMP NewL

MOV SCON, #40H.

Transmitting starts automatically as soon as loaded in SBUF.

MOV IE, #81H. (EA, INT0)

EA	8 PSEN	CE	RD / OE
	A15		64 KB
	0		R
	5 A8		0
	1 ALE		M.
	AD ₇	A7-	
	AD ₀	A0-	

High Impedence, Open
ckt, when $\overline{OE} \rightarrow 1$,
enable output

Latch -

$\overline{PD} / \overline{OE} \rightarrow$ same func.
generated itself

1 2 3 4 5

PSEN


Time	PSEN
1	High
2	High
3	Low
4	Low
5	High

keeps low for
2 machine cycles

\overline{PSEN} is generated in the 2 machine cycles start of every instruction. Each instruction is read from memory. \overline{PSEN} goes low in 5th & 6th

then in 5th & 6th, \overline{PSEN} low, then read.
if instruction is of 24 cycles, after this the whole process starts again.

When \overline{PSEN} low, whatever loaded in the data output is read. \overline{ALE}



it auto increment the address,
make \overline{ALE} high, send address,
make \overline{PSEN} low, read, execute,
repeat.

1 byte of instruction takes at least 6 cycles.

$\overline{PSEN} \rightarrow$ read from memory. no matter from where it is also connected to \overline{RD} of internal memory.

In 1 machine cycle, max 2 bytes of instructions can be read.

\Rightarrow When I execute `MOVC` instruction, \overline{PSEN} generated.

`MOVC A, @A + PC.`


`MOVC A, @A + DPTR \rightarrow`

\downarrow
Data transfer instruction. Have to load data from program ROM (code memory).

$A + DPTR \rightarrow$ calculate address. again \overline{PSEN} low, read data.

Can connect \overline{PSEN} to \overline{CE} so whenever reading, \overline{PSEN} 1, $\therefore \overline{CE}$ also one. \therefore only enabling chip when required.
Also, \overline{ALE} low, high. add.

When No need for chip to be enabled when adding the address. Now when \overline{PSEN} low, take the address, & load the data in the data bus.



Can connect \overline{PSEN} to any no. of chips. Whatever be the chip, will anyways use this to read from anywhere.

P3.0 A15 A0.

0 0 0 1 1 1

0 1 0 1

1 0 0 1

The different address ranges for P3.0 & A15

∴ can use P3.0 to increase the range from 64KB → 128KB


If EA high, use internal memory to first set P3.0 at clear P3.0. Just before it rolls down, at the end of chip 2, will have to set P3.0.

P3.0 is ON.

LJMP 100


100h

CLR P3.0.



hde. set P3.0.

So $10 \rightarrow A15$ initialized with 00H, but ports are not initialized.



00H read CLR P3.0.

This will roll

Then read from 01H of 1st L, over to that location.


Naturally,

PC rolls over from FFFF to 00H.

When using EA high, easy. Use 4KB - only check for pointers in 2nd 3rd chip.

Check This.

Check.



active
CE low-
signal.

data
ROM.

Interfacing data is easier, as can set address & everything easily. for code, always start with 00H, so complication increase.

Disable REN in SCON. as P3.0 used, can't receive serially. though can still use Transmission.

P3 already have \overline{WR} , \overline{RD} . \therefore Can use other port pins also to expand. but won't be able to use it for its implicit function.

Transmission is logic level high.

Check for transition. detect. use XOR. count.

as soon as load in SBUF, add start bit, start transmitting. when finished, last stop bit, make TE $\rightarrow 1$.

illy when receiving, after stop bit, set RE.

Both have logically same space, same address. but diff. physically. Based on Reading or Writing, use different sbuf. byte addressable. like SFR and 256 bit indirect memory.

Have to keep REN $\rightarrow 1$ to be ready to receive.

MOV TMOD # 20

It will generate a signal after every overflow, at 9600, this signal taken by UART to receive or transmit.

MOV TH1, #3

MOV SCON

SETB TR1

CLR TI

MOV SBUF, #1

is not set

JNB TI, Here - Jump if bit ~~not~~ zero.

CLR TI

SJMP send-next