




FinFET – Current Conduction



ON: Surface conduction dominates

OFF: Volume conduction dominates (away from gate, difficult to turn off) → Thinner fins


FinFET – Stress Effects




T = Tensile (+ve); C = Compressive (-ve)

Stress (1 Gpa)	NMOS	PMOS
S_{xx} Longitudinal	T (65%)	C (63%)
S_{yy} Transverse	T (19%)	T (22%)
S_{zz} Vertical	C (60%)	T (26.5%)


Stress options:



S/D Epi



RMG Gate Fill




S/D Contact Fill

Nainani, IEDM'13

Stress liners (e.g. planar) no longer effective


FinFET Stress Proximity Effect

Stress simulation in multiple fin versus single fin device




Stress relaxation in single fin device – reduction in I_D

FinFET Stress Proximity Effect




Need dummy gates




Intel

FinFET Scaling → Power vs. Performance




Intel

Logic Transistor Density




Transistor Pitch Scaling





Intel

Microprocessor Area Scaling



Intel

Scaling Challenges: Gate Stack (1)



Diminishing volume for gate stack → Thinner layers → Loss of bulk properties

PMOS SiGe channel (mobility boost) → Integration


Si / SiGe GAA → Lower volume, strong quantum effects, new transport physics

Scaling Challenges: Gate Stack (2)

Need FETs with multiple V_T for SoC applications

Composition and thickness


Insertion of dipole or trace elements



ALD Deposition		Electrostatic	Modification
composition	thickness	dipole	trace elements
• Composition tune through ALD process	• Thk Modulation w/ Dep/Etch process	• Electrostatic dipole V_t adj	• Trace element control to Mod V_t

Scaling Challenges: Gate Stack (3)


FinFET Gate Stack



Layers	Functions	Effects on Device						
		Tinv	Jinv	Vt	μ	NBTI	PBTI	TDOB
WF MG / cap	Establish WF for N and P FETs	✓	✓	✓			✓	✓
a-Si + Anneal	Reliability, EOT and Vt control	✓	✓			✓	✓	✓
Post cap Anneal	Densification of HK cap	✓	✓	✓				✓
HK cap	Phy/Chem barrier for HfOx	✓		✓				✓
HK passivation	Suppress Vacancy & Defects	✓	✓	✓		✓	✓	✓
HK	Gate Leakage Suppression	✓	✓	✓			✓	✓
iL formation	Performance & Reliability	✓	✓	✓	✓	✓		✓
Pre-clean	Interface Quality				✓	✓		
Channel implt	Dopant & Profile			✓	✓	✓		

Processes → Impact on performance & reliability

Variability



Kerber, IRPS
2013


**Variation in current
across devices**

**Systematic (process)
variability and
stochastic effects**

**Random Dopant
Fluctuation (RDF),
Line Edge
Roughness (LER),
Metal Grain
Granularity (MGG)**

Consequences of Variability

V_T distribution is normal (mean, variance)




Puts limit on V_{DD} scaling

Dynamic power $\sim V_{DD}^2$

How to reduce static and dynamic power?

How to achieve voltage scaling?

Variability and Scaling: HKMG, FinFET



**Planar →
RDF
domination**

**FinFET →
Dimension
domination**

**Overall
reduction
due to better
dimension
control**