
	Page No.
24/1	MEMORY MANAGEMENT
	TIEFTORY I ANAGEMENT
	Memory ellocated to a process is usually not configurate, for efficiency
	Every process believes it has memory E [0, some max value]
	* Virtual Address Space?
	Code Data Heop Stack
	MAAX
	- Virtual address = What programmer perceives
	eg - What &x will & ossume.
	- CPU also dools with virtual addresses only
	J
	- OS must maintain a map: Virtual addresses -> Rool addresses
	- Map is stored on PCB.
	Memory Management Unit. (MMU)
	- Performs address translation. Present between CPU and BAM
	- Input: Yutual address from CPU
	Output: - Real address to RAM
	- 05 manages, modifies MMU
	CPU - Cacho - MMU - RAM
<b>→</b>	Size of virtual address space
	- Dictated by number of bits in PC
	32-bit architecture has 32-bit PC . => 232 bytes of virtual memory
	(4GB)
_	Granularity of chunks that virtual memory is divided into, each
	of which gots a contiguous physical address space.
	or which yets a configurate physical address space.
	Constant of the constant of th
	Sigmentation. Code data etc
	- Divides virtual monary into segments, each of which is
	woldbay po confidence of to bytercal woward

	Grober variables - Data talend section
	Local variables of a function - Stack
	Dynamic variables - Heap  Page No.
	Date
	- Maintains a table, which is given to MMU
	Size (start) (start)
	Code segment 50 100 3000
	Data segment. 50 150 6000
	Size is fixed
	- is 51zes of code segment, data segment, etc are different for
	different processes and may not be aqual to allocated size
Better 2	Pages
	- Divides virtual memory into "logical pages" of equal size, without
	caring if it is code, data, etc. and maps them to
	"physical frames" of same size in physical memory
	- Granularity of allocation is 'page'
	- 5 me wastage of space, as each process might not use
	the entire page
	"Internal fragmentation" IDGAF
	* Wastage roused by variable segment sizes in segmentation
	was the OS's headache
	External fragmentation
	- Page Table': Logical Page No> Physical R. Frame No.
	- Stored in PCB, given to MMU.
	- Typical page size = 4kB
	Expansion of a process's allocated memory
	- Dung fork, child is allotted same memory as parent.
	- Tribolly, there is empty memory between heap and starte.
	- Stock is automatically built up by OS.
	- System call must be made to increase heap size.
-	c Prk() or eprk(),
	PTO:

ç	Page No.
	* Proces 1 1) A C. I D. I I I I To a direct value
	* Program break = Code + Data + Heap = in heap.
	- bk() or sbrk() expends program break (expends be
	- Expansion of heap is in granularity of one page.  - There actually is large separation between heap and stact.
	is large separation between neap and stack.
	* mmap () = System call which returns address of my one
	empty page from anywhere in between (between
	heap and stack),
1/2 ->	Kernal Cala Cl
=	Kernel Code Storage
	- Stored at the beginning of RAM.
	- Even though you know physical addresses of kernel rade, MMU can only take virtual address as input.
	Virtual Kernel code must be entered into page table instead
	- Addresses 36B & 4GB in virtual address space of every
	process contain entire Kernel code, including PCRs of
	all processes, etc.
	- These addresses in every process are accessible only
	when in kernel mode
<del>*</del>	It is impossible to occass memory via actual physical address
	- Have to allot pages and enter into page table
米	C library is in the physical RAM. Entries are made into
	all processes' page table (in 'code' section)
	- Clibrary is a 'shored executable'

	Page No.
	Ollows also I C TRC
ALC: NO.	Obtaining shared memory for TPC
The state of the s	- System Call: a char a = strac stranget(): - Granularity of 'page's.
gradi marana	page s.
>	MMU
	Translates virtual addresses (requested by CPU) to physical memory
	Checks permissions:
	eg - Cade mamary of pracess must be Read-Only
	eg - Kornal code must be inaccessible in user mode.
	eg - Produces segmentation fault if an unallocated virtual address
	G - Virtual andres beyond Virtual Space is requested: - From
	- Baises a TRAP instruction if any permission is violated, and then
	Jumps to hornel tode before returning from trop.
$\Rightarrow$	
	Maintains a 'free list' - antoining all physical addresses that do not
2	Allesation - we suchom calle : Cat() avec() al
	Constructing Page Table for PCB of every process, and updating a switch
	Setting Page Table for MMU
	- Give MMU new Page Table after every context switch
	(starting address of PT)
	physical, not virtual
米	Copy-on-Wate Fork
	- Don't copy immediately. Make different copy for for child only when
	one of the child and parent wants to write back some value
	(change some variable)
	- Roading, printing etc con be done on some memory image.
	- Beneficial because most children want to exec() any way

5	
	- Both processes still have different CPU context from the beginning. But is child will still point be parent's physical manner.  • Implementation:  Data of fortext process is made. Read = Daily.  When parent/child bres to write, MMU will raise lasp.  Then memory image is capied.
C	9 8-bit Virtual Address Space : Fach process has virtual addresses (0, 255)  Page Size = 16 => 16 logical pages
	eg - Accessing virtual address 35 = 0010[001]   Page No. 011gel  (2) (3)
612	Page table has 2 logical page entries.
	th entry in page table contains:-  th Physical frame number (PFN) - which page is allocated to the logical page.
-A. C9	a) Valid - if ith page is being used  A) Present 5) Dirty 6) Acressed  Page size = 4kB
	Every entry in PT takes up 4 bytes  No of pages = 232  AkB  PT size = Abytes × 232 = 4 MB
	4+B



TLB is managed entrely by hardware (not 0).  The cost of TLB misses is more for all no. of levels in paging system.  Page No.  Down Down
Last 12 bits give offset within that page.
* EA-bit address: 2 10 10 10 10 10 12
- Looking up into multiple tobles takes more memory corresponding  Most modern MMUs mother use cache. ( PT's are stored of
MMU Cache: (TLB)
CPU most recently used  CPU cache page table entres  (and not the actual data)  Translation Lookoside  Buffer
- # MMU is requested only if CPU coche misses.  - MMU cache will give the stored mapping so that MMU can reach final physical address asap.
• Every time a process context switch happens, page table is switched and entire MMU cache needs to be flustred out of - Some caches could store entires for more than one process (and identify mappings based on PID)
• TLB uses LRU for replacement.
* Higher Page Size:- \$
- Smaller Page Tables
- Higher TLB cache hit rate i
c page)

	Page No.  Date
8/2_	
	Swap Space
<u>*</u>	Domand Paging - OS allots new pages to processes if they are
	unused.
•	IF computer has no unused memory left, some pages of some processes are stored in 'swap space' of ROM (disk) to clear
	up space in RAM
	- Current running process cannot be in swap space
	Content saming process control of the steep year
•	Every entry in Page Table contains PFN, permissions, volid bit
	(seen before).
	It also has a 'present' bit - '1' if that page is in memory
	"O" swop space
	- IF present == 0, CPU cannot request for that address.
	- Present bit is meaningless if myclid = 0.
	> Most OS's do not immediately allocate physical frames to
<u> </u>	data pages of a process, even though a page table entry
-	with valid=1, present=0 is created.
1.0	Actual physical frame is allocated (present > 1) only when
9	address is requested for the first time
The second	og - You expand heap and put a variable there (valid -> 1, present=U)
	Prosent ->   only when that variable is accessed.
	- When MMU trees to translate a valid but not present
W.	address it raises a trap collect "Page Fault"
Cit.	- 05 must bring the page to memory, update
AT .	Page Table . P.T. 0 - Process is blacked in the mean while . Becomes
Party .	- Fracess is blacked in the mean carrie. Decomes  Ready when page is brought to memory.
	Continues execution.
	·

		Paga Na.	1		
7		Date			
		I			
_=				-	
_	Memory Accesses		-		
- 1	CPU requests for a virtual address				
	It checks in data cache.	memor			
3	It checks in data eache.  If not in eache, it thes to get it from i				
	Access MMU.	76	-25	ral.	-
	Check if TLB can give you frome number.		4	1011	
	from memory (single access)			1	
	From memory (single access)	got ph	Azica		
	c IIII E COMPANS				
-	IF entry in PT is not present, raise a	Page	Foul		
5					_
	Then report.				
	Both data coche and TLB have > 90% hit	rate.			
	Soft data coche and by large				
	For addressing a Page Fault, OS must bring request	led pe	ge b	<u></u>	man
•	IF memory is full, a "Victim Page" must be "e	victed'	<u> </u>	SWC	~ - 45
	IF memory is tell, a Mictim lage most in Tolo	1 2 m	remor	4 00	1 626
	space to make room for requested page (lote	>			
1-	- Docision of victim: Page Replacement Palicy				
	) Random		-		
	2) LAW - Could be bod because you might	evict	T ITE	Zueni.	7
1	used page.				
	3) LRU - Good				
	4) Approximate LRU:-		· .		
	Every Page Table Forty also has an Acces		nt_		
	(1 if address in that page was acc	essed)			
	Exict the page that is not accessed.	_			
	- Acrossed bit is periodically (~ ms) re-	set b	0	by-	15
	- 05 can mamorize this periodic History	hot of	Acc	essec	
	bit to decide which page to exict				_
	Some Os's will proachively exict a few victor	pages	bef	are_	
Per	a Page Fault accurs (seves are memory access				
	1	<i>)</i>			
					- 1 - 1

	Page No. Delta
$\rightarrow$	Variable Size Memory Alleration.
	mallar allots requested number of bytes to expand heap.
	within a page.
-	Variable size of chunks for allocation - "Splitting" and "Coglescia"
eq ,	Initially, entire AKB of page is free, with "hood" pointing to start of page.
	int = malloc (20); // Allocate 20 bytes  'x', the pointer to the start of the
	free (z): // frees up 20 bytes. Adds to free list  If not freed within that block, xe conti
	- While freeing up, free () needs to know how many hits
	- For every allocation, malloc() stores a 'header' of h hytes  to store the size of the church being allocated same for one impersent
	- The header also contains a 'magic' bits: Random number given to that chunk before allocation
	- Can detect unintentional errors, like changing the value of 'I' or changed the size, and tried to access momony out of this chunck.

	Page No.  Date
•	Caglescing -
I	Periodically, consecutive small chunks in the page which are free
	need to be merged into a big free chunk.
	Officeruise we wouldn't be able to serve a request of large no of hytes.
•	IF there are multiple free chunks of size > requested size,
	which one of those should be allotted?
	1) Best fit - Chaose the chunk closest in size to requested size.
	2) First At - Change the chunk that is first in free list
	3) Worst At - Choose the largest chunk
	(logic - what remains is still of respectable size)
	- Actual implementation = combination of three fits
	·
•	" Slab Allocator" : Different implementation, - fixed sizes
	Heep is made of several pages,
	To this implementation, each heap page is divided into chunks of
	some size (size is same for a page)
	4 bytechunks 20 byte 40 byte
1	
o h	malloc(A) malloc(20) malloc(40)
Jon	marace (20)
0 17	- Much faster than normal malloc
	- Wiltur a page, this becomes fixed size memory allocation as before
100	* The tornel uses slab allocation. One pag Pages of PCB-sized chunks
	are used to allocate churches for newer PCBs.
	Cannot allocate any other size for chunks

	Page No.  Dotte
٥	Buddy Allocator  - More Mond Mouble than Slab Allocator.  - Chrunk sizes must be in powers of 2 bytes  - Espier splitting and coalescing.  To you want 33 bytes, you need to allocate 64 byte chan
•	Camparison  Flexibility (  Performance): General > Buddy > Slab.  vanable size 2 size fixed size  (user) (kernel) (kernel)