

## MOS Capacitor


- A) Overview
- B) MOS electrostatics
- C) MOS CV and parameter extraction
- D) CV in realistic devices
- E) Oxide and interface charges – impact on CV
- F) Interface traps from CV (HFCV, HFLFCV)
- G) Interface traps from conductance method
- H) Leakage through gate oxide (FN and direct tunneling)

Refs: Books by Sze, Taur and Ning, Pierret

1


## MOS Capacitor

MOS: Metal – Oxide – Semiconductor



2

## MOS Parameters



How do we determine MOS parameters?

3

## MOS: Ideal vs. Real System

|         | Ideal system                   | Real system                                   |
|---------|--------------------------------|---|
| Gate    | Same workfunction as substrate | N-type for NMOS, P-type for PMOS              |
| Oxide   | No conduction                  | Tunnel conduction (Fowler Nordheim or Direct) |
| Charges | Only in Gate and Substrate     | Also Substrate/Oxide interface and Oxide bulk |

4

## Charges in MOS System (NMOS)

| M | Mode         | Gate Charge              | Substrate Charge |
|---|--------------|--------------------------|------------------|
| O |              |                          |                  |
| S | Accumulation | Negative ( $V_G < 0$ )   | Positive         |
|   | Depletion    | Positive ( $V_G > 0$ )   | Negative         |
|   | Inversion    | Positive ( $V_G \gg 0$ ) | Negative         |

\*\* Opposite for PMOS

Ideal MOS: Gate charge = Substrate charge  
Source of substrate charges?

5

## Charges in MOS System (NMOS)

| M | Gate bias   | Substrate Charge | Source   |
|---|-------------|------------------|--|
| O |             |                  |  |
| S | $V_G < 0$   | Positive         | Holes (majority carriers)                                      |
|   | $V_G > 0$   | Negative         | Ionized acceptors ( $N_A$ ), few electrons (minority carriers) |
|   | $V_G \gg 0$ | Negative         | More electrons   |

Source of majority and minority carriers?

6

### Charges in MOS System (NMOS)

| M | Gate bias | Substrate Charge | Source             |
|---|-----------|------------------|--------------------|
| O | $V_G < 0$ | Holes            | Substrate contact  |
| S | $V_G > 0$ | Electrons        | Thermal generation |

Response time of majority and minority carriers?

7

### Charges in MOS System (NMOS)


| M | Gate bias | Substrate Charge | Response time                          |
|---|-----------|------------------|--|
| O | $V_G < 0$ | Holes            | Fast (dielectric relaxation time)      |
| S | $V_G > 0$ | Electrons        | Slow, thermal generation-recombination |

Carrier response time impacts MOS CV

8

### MOS: Energy Band Diagram

Equilibrium ( $V_G=0$ ), Ideal NMOS





(1) Gate work function,  $\phi_m$ ; (2) Substrate work function,  $\phi_s$ ; (3) Substrate electron affinity,  $\chi_s$ ; (4) Substrate band gap,  $E_g$ ; (5) Oxide band gap,  $E_O$ ; (6) Conduction band offset,  $\Delta E_c$ ; (7) Valence band offset,  $\Delta E_v$

9

### MOS: Energy Band Diagram

Accumulation ( $V_G < 0$ ), Ideal NMOS



Negative charges in gate metal


Positive charges in substrate – accumulation of holes

Where are the holes coming from?

10

### MOS: Energy Band Diagram

Depletion ( $V_G > 0$ ), Ideal NMOS



Positive charges in gate metal


Negative charges in substrate – depletion of holes – “un-covering” of ionized acceptors

Where are the holes going to?

11

### MOS: Energy Band Diagram

Inversion ( $V_G \gg 0$ ), Ideal NMOS



Positive charges in gate metal

Negative charges in substrate – depletion of holes – “un-covering” of ionized acceptors + Formation of inversion layer by electrons → Surface becomes “n-type”

Where are the electrons coming from?


12

### Bulk Semiconductor Potential

$$q\phi_F \equiv E_i(\text{bulk}) - E_F$$


- p-type Si (n-MOS):

$$\phi_F = \frac{kT}{q} \ln(N_A / n_i) > 0$$



- n-type Si (p-MOS):

$$\phi_F = -\frac{kT}{q} \ln(N_D / n_i) < 0$$




13

### Semiconductor Workfunction

Electron affinity  $\rightarrow q\chi_s$  (vacuum level – C.B.)


- p-type Si (n-MOS):

$$\phi_s = \chi_s + E_G/2q + \phi_F$$



- n-type Si (p-MOS):

$$\phi_s = \chi_s + E_G/2q - \phi_F$$




14

### Non-ideal Gate Workfunction (NMOS)

Equilibrium ( $V_G=0$ )



After joining: Fermi levels must align (transfer electrons from metal to semiconductor)  $\rightarrow$  Field set up



15