

We discussed the  $I-V$  relation of an ideal MOS in three different regimes - subthreshold, linear & saturation. Here we will see how non-idealities affect the MOS characteristic. For this we consider the following.

- (\*) Metal-Semiconductor work function difference.
- (\*) Trapped charges in the oxide.
- (\*) Trapped charges at oxide/silicon interface.
- (\*) Interface states at oxide/silicon interface.
- (\*) Field dependent mobility.
- (\*) Effect of body bias.
- (\*) Short channel effects.
- (\*) Quantum effects.

#### ⊕ Reliability



For most of the above, an easy way to quantify the effects would be identify how the flat band voltage changes. ~~due to the presence~~ This is a valid approach as the current through a MOS is uniquely dependent on the amount of band-bending (with respect to the substrate & gate, as we will discuss later). For similar band bending, if other parameters kept constant, you would get similar currents.

# ① Metal - Semiconductor Work function difference

②

$$\phi_{ms} = \phi_m - \phi_s$$

For an ideal MOS, we assumed  $\phi_m = 0$  such that at  $V_g = 0$ , the semiconductor is in flat band condition. If  $\phi_m \neq 0$ , then on applying a voltage of  $qV_g = \phi_{ms}$ , the semiconductor band bending can be ~~made~~ reduced to zero.



$$\phi_m + qV_g = \phi_s \text{ for flat band,}$$



$$\Rightarrow V_g = (\phi_m - \phi_s)/q$$

$\Rightarrow$  Due to the above,  $V_T$  of a MOS changes by

$$V_{T, \text{new}} = V_{T, \text{ideal}} + V_{fb}$$

$V_{fb}$  is the flat band voltage, as shown above

The effects of on CV & IV are






## ② Trapped charges in Oxide (Bulk charges).

(3)

Bulk charges in oxide can change the flat band conditions. For example presence of +ve charges as shown in figure could induce some band bending in Si thus reducing the threshold voltage.




The flat band voltage change can be estimated easily as follows. With an applied voltage, the field lines due to the trapped charges should terminate on the gate metal, instead of that in Si. Under such condition the Silicon will be in flat band conditions.

The required voltage in such a case would be

$$\Delta V_g = - \frac{Q_{ox} \times x \cdot dx}{\epsilon_{ox}}$$



Hence the  $V_{fb} = - \int_0^{t_{ox}} \frac{Q_{ox}}{\epsilon_{ox}} x dx$



$Q_{ox}$  - charge density  $C/cm^2$ .

$t_{ox}$  - oxide thickness

The effect on CV & IV are as shown below.



Note that the shift in CV & IV are parallel to the original.




## ④ Trapped charges & interface states at oxide/Si interface. ④

Trapped charges at oxide/Si interface act in a similar way as the bulk charges in oxide, as discussed before (except that trapped charges at oxide/Si interface would be like a sheet of charge, instead of a volume density.)

Interface states are more complex. At oxide/Si interface, ~~the~~ all the bonds of Si are not satisfied and hence there are many "dangling" bonds. These result in energetically distributed localized states at Si/SiO<sub>2</sub> interface as shown. Accordingly we have

Donor states: the charge when empty  
zero charge when filled.

Acceptor states: zero charge when empty  
+ve charge when filled.



It is typically assumed that the states closer to  $E_c$  are acceptor and those closer to  $E_v$  are donor type. [This supported by experiments].

Note: There is no connection between the above Donor/Acceptor traps to Donor/Acceptor dopants.


It is evident that the flat band condition and the threshold voltage will now depend on the type of traps. Further, the amount of charge on the interface due to these traps would vary with band bending.



Let us assume that we have acceptor type traps (we from  $\frac{E_V + E_C}{2}$  to  $E_C$ ) & donor type traps ( $E_V$  to  $\frac{E_C + E_V}{2}$ ), and the density is uniform/constant in flat band conditions in ~~band~~ <sup>flat band</sup> semiconductor,  $D_{it}$  ( $\text{cm}^{-2}/\text{eV}$ ). For a ~~band~~ <sup>flat band</sup> semiconductor, the net <sup>interface</sup> charge is then given by


$$Q_{it} = q D_{it} \times (E_F - E_i) = q D_{it} \psi_F$$

Hence the  $\psi_B = - \frac{Q_{it} \times t_{ox}}{C_{ox}}$  (A)



At inversion, we have the following Scenario.

$$Q_{it} = -q D_{it} (E_F - E_i) \Big|_{\text{at interface}} \\ = -q D_{it} \psi_F$$




the  $\psi_g$  will have to account for this charge at inversion.

$$\text{Hence } \Delta V_T = - \frac{Q_{it}}{C_{ox}} \\ = \frac{q D_{it} \psi_F}{C_{ox}} \quad (B)$$

From (A) & (B), we have an intensity scenario.

Once the band bending increases, such that  $\psi_s > \psi_F$ , the net charge on the interface due to traps is -ve (acceptor type is filled). For  $\psi_s < \psi_F$ , the net charge is +ve (due to donors).

Further as the bias increases, ( $\psi_s > \psi_F$ ), the net interface charge also increases. Hence the CV will ~~have~~ be stretched out in comparison to the ideal CV. ⑥



The effect on  $I-V$  is two fold. ~~for~~ There will be an increase in  $V_T$  as discussed before. Further there will be significant changes in the sub-threshold characteristics as well.

We have:

$$V_g = \psi_s + \frac{Q_s + Q_{IT}}{C_{ox}} = \psi_s + \frac{Q_D + Q_{IT}}{C_{ox}}$$

$$V_g = \psi_s + \frac{\sqrt{2qN_A\psi_s} + qD_{it}\psi_s}{C_{ox}} \rightarrow \textcircled{A} \quad \left| \begin{array}{l} Q_D = [2qN_A\psi_s]^{1/2} \\ Q_{IT} = qD_{it}\psi_s \end{array} \right.$$

$$V_T = 2\psi_F + \frac{\sqrt{2qN_A 2\psi_F} + qD_{it} 2\psi_F}{C_{ox}} \rightarrow \textcircled{B}$$

If we solve for  $\psi_s$  from (A) + (B), under the condition  $|\psi_s - 2\psi_F| \ll 2\psi_F$ , (as done in lectures for the analysis of sub-threshold slope)



$$(V_g - \psi_s) = m (\psi_s - 2\psi_F)$$


where  $m = 1 + \left( \frac{q N_A}{4\psi_F} \right) \frac{1}{C_{ox}} + \frac{q D_{it}}{C_{ox}} \frac{1}{q\psi_F/kT}$

Since the sub-threshold current  $\propto e$ ,  
we find that the sub-threshold slope changes  
with  $D_{it}$ .

Note: The above changes in  $V_{FB}$ ,  $V_T$ , &  $\beta$  allows one to quantify the  $D_{it}$  (in simple terms) however there are other characterization techniques as well.

### ⑧ Field dependent mobility


We know that  $I \propto \mu$  for a MOSFET in both linear & saturation regimes. For large  $V_g$ , the inversion layer is pulled closer & closer to the Si/oxide interface. This increases the interaction with the Si/oxide interface and the mobility degrades (due to surface roughness). Hence the I-V deviates from ideal.



## ⑦ Effect of body bias

⑧

In the derivation for ideal MOSFET we assumed that  $V_S = V_B = 0$ . However in many applications  $V_S \neq V_B$  and this reverse bias affects the  $V_T$  significantly. In simple terms, for  $V_{DS} > 0$  the ~~the~~ inversion layer in the channel is maintained in steady state condition with the electron supply from source (and drain also, if  $V_{DS} > 0$ )



If we apply a reverse bias to the S/B junction, the above is disturbed. To maintain the same carrier density in the

channel, the channel band bending will have to be increased such that the barrier with the source becomes the same as before i.e. if  $V_{SB} \neq 0$ , then

$$V_{G, \text{threshold}} = 2\psi_F + V_{SB} + \frac{\sqrt{2q\epsilon N_A (2\psi_F + V_{SB})}}{C_{ox}}$$

Hence  $V_{GS, \text{threshold}} = V_{GB, \text{threshold}} - V_{SB}$





$$= \frac{2\psi_F + \sqrt{2q\epsilon N_A (2\psi_F + V_{SB})}}{C_{ox}}$$

⑧ What happens if you apply -ve  $V_{SB}$  or slight forward bias?



## ④ Short Channel Effects

When the channel length becomes shorter, the drain bias can affect the ~~pot~~ source/channel potential barrier. This can affect the  $\mu$  and in some condition could result in punch-through.



The above effect is known as Drain Induced barrier lowering (DIBL).

## Quantum Effects

(10)

As the gate oxide thickness is made smaller, applied biases result in increasing electric fields and this results in many quantum mechanical effects. A few are:

(i) Tunneling through Oxide. This increases the gate-body ~~for~~ leakage current & increases the Stand by power loss.

(ii) Band Band Tunneling: Near the Drain, B-B tunneling can cause significant increase in the leakage current.

(iii) Quantization effects. We so far assumed Boltzmann distribution for electrons and this shows inversion charge peaks at oxide/Si interface. In reality, this is a potential well (almost triangular) and the electron confinement indicates that  $\psi$  (the wavefunction) should go to zero at Si/oxide interface. Accordingly the inversion charge peaks at a distance away from the interface & hence the "Effective or Electrical oxide thickness" is usually modified to account this.



## Reliability

(11)

As discussed in lecture, interface passivation is an important step in MOSFET fabrication.

During continuous operation, there could be generation of interface traps and an increase in oxide charge. Also the oxide could be damaged as well due to energetic electrons/holes. All these lead to time dependent shift in  $V_T$  & eventually breakdown of oxide (which ~~is~~ could be a catastrophic ~~effect~~).

Historically some such reliability problems were TDD (Time Dependent Dielectric Breakdown) (or  $\Delta V_T$ ), Negative Bias Temperature Instability (NBTI), channel hot carrier injection, etc.

Reliability affects the long term performance of the device & hence the chip. The corresponding knowledge is required by circuit designers to allow for various "guard bands" such that the performance is not compromised. Hence both the physics, ~~and~~ time dynamics, are important to ~~exactly~~ ascertain from a system level perspective.

## Tutorial problems

(12)

1. (\*) Two transistors with different metals at gate contact has the same  $V_T$ . ( $\phi_{m1} = 4.5 \text{ eV}$ ,  $\phi_{m2} = 4.8 \text{ eV}$ ), with a the dopant density of one of them being  $N_A = 10^{16} \text{ cm}^{-3}$ . Find the dopant density of the other transistor. t ox and c ox should be given

2. (\*) For a MOSFET with  $t_{ox} = 10 \text{ nm}$ , a sheet of charge  $Q = +9 \times 10^{12} \text{ cm}^{-2}$  is found at a distance of  $4 \text{ nm}$  from metal/gate interface. How can this be compensated by introducing another charge sheet at a distance of  $5 \text{ nm}$  from ~~gate~~<sup>oxide</sup>/metal interface.

3. (\*) (a) Estimate the subthreshold slope of a MOSFET with  $N_A = 10^{16} \text{ cm}^{-3}$ .

- (b) If the sub threshold slope of the above changes by  $+30 \text{ mV/decade}$ , estimate the

Diff?

- (c) Assuming uniform density of interface traps within the band gap (Accepts above midgap & donors below midgap). Find the shift in threshold voltage?

- (d) Assuming above, estimate the change in flat band voltage.

- (e) How would the above parameters change if the oxide has a bulk charge density of  $Q_{ox} = 2 \times 10^{16} \text{ cm}^{-3}$ ?





- (4) During operation, assume that  $D_{it}$  increases at a constant rate of  $i\%$  per hour. If the maximum allowable degradation is 10%. Estimate the maximum tolerable  $i$  for a device lifetime of 10 years.

- (5) After long time operation, a MOSFET has developed  $D_{it} = 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  over a region of length  $L_{eff}$  near the drain side. If the original length was  $5 \mu\text{m}$ , Estimate the new  $I_{D-1}$  characteristic of the device. ( $t_{ox} = 3 \text{ nm}$ ,  $N_A = 10^{16} \text{ cm}^{-3}$ )