


Concept of Noise Margins



 $NM_1 = V_{11} - V_{01}$ (noise margin for low input) NMH=V_{OH}-V_{IH} (noise margin for high input)

 $NM_L = V_{IL} - V_{OLU}$ (noise margin for low input) NMH=V_{OHU} - V_{IH} (noise margin for high input)

At point V_{TH} the NMOS is biased in the nonsaturation region and PMOS is biased in the saturation region

Noise Margins equations (cont.)

$$K_N[2(v_I - V_{TN})v_O - v_O^2] = K_P(V_{DD} - v_I + V_{TP})^2$$
 (6)

Taking derivative with respect to V₁ yields

$$K_N \left[2(v_I - V_{TN}) \frac{dv_O}{dv_I} + 2v_O - 2v_O \frac{dv_O}{dv_I} \right] = 2K_P (V_{DD} - v_I + V_{TP})(-1)$$
 (7)

Setting the derivative equal to -1, we find that

$$K_N[-(v_I - V_{TN}) + v_O + v_O] = -K_P[V_{DD} - v_I + V_{TP}]$$
 (8)

The output voltage v_O is then

$$v_O = V_{OLU} = \frac{v_I \left(1 + \frac{K_N}{K_P}\right) - V_{DD} - \left(\frac{K_N}{K_P}\right) V_{TN} - V_{TP}}{2\left(\frac{K_N}{K_P}\right)} \tag{9}$$
 Assume CMOS is symmetrical i. e. $K_N = K_P$

$$v_O = V_{OLU(K_N = K_P)} = \frac{1}{2} \{ 2v_I - V_{DD} - V_{TN} - V_{TP} \}$$
 (10)

Substituting (10) into (6) ⇒

$$v_I = V_{IH(K_N = K_P)} = V_{TN} + \frac{5}{8}(V_{DD} + V_{TP} - V_{TN})$$

At point $V_{\rm L}$ the NMOS is biased in the saturation region and Noise Margins PMOS is biased in the nonsaturation region

equations

$$K_N[v_I - V_{TN}]^2 = K_P[2(V_{DD} - v_I + V_{TP})(V_{DD} - v_O) - (V_{DD} - v_O)^2]$$
 (1)

Taking derivative with respect to V₁ yields

$$K_N[v_I - V_{TN}] = -K_P[(V_{DD} - v_O) - (V_{DD} - v_I + V_{TP}) + (V_{DD} - v_O)]$$
 (3)

⇒ Solving for v_O produces

$$v_O = V_{OHU} = \frac{1}{2} \left\{ \left(1 + \frac{K_N}{K_P} \right) v_I + V_{DD} - \left(\frac{K_N}{K_P} \right) V_{TN} - V_{TP} \right\}$$
 (4)

Assume CMOS is symmetrical i. e. K.

$$\Rightarrow v_O = V_{OHU(K_N = K_P)} = \frac{1}{2} \{ 2v_I + V_{DD} - V_{TN} - V_{TP} \}$$
 (5)

Substituting (5) into (1) \Rightarrow

$$v_I = V_{IL(K_V = K_P)} = V_{TN} + \frac{3}{9}(V_{DD} + V_{TP} - V_{TN})$$
 (6)

Summary of the noise margin of a symmetrical CMOS inverter

 $NM_L = V_{IL} - V_{OLU}$ (noise margin for low input)


 $NMH = V_{OHU} - V_{IH}$ (noise margin for high input)

$$v_{I} = V_{IL(K_{N}=K_{P})} = V_{TN} + \frac{3}{8}(V_{DD} + V_{TP} - V_{TN})$$

$$v_{O} = V_{OLU(K_{N}=K_{P})} = \frac{1}{2}\{2v_{I} - V_{DD} - V_{TN} - V_{TP}\}$$

$$v_{O} = V_{OHU(K_{N}=K_{P})} = \frac{1}{2}\{2v_{I} + V_{DD} - V_{TN} - V_{TP}\}$$

$$v_{I} = V_{IH(K_{N}=K_{P})} = V_{TN} + \frac{5}{8}(V_{DD} + V_{TP} - V_{TN})$$



Summary of the noise margin of asymmetrical CMOS inverter

 $NM_L = V_{IL} - V_{OLU}$ (noise margin for low input)

 $NMH = V_{OHU} - V_{IH}$ (noise margin for high input)

$$\begin{split} v_{I} &= V_{IL} = V_{TN} + \frac{(V_{DD} + V_{TP} - V_{TN}}{\left(\frac{K_{N}}{K_{-}} - 1\right)} \left[2 \left(\frac{\frac{K_{N}}{K_{P}}}{\frac{K_{N}}{K_{-}} + 3} - 1 \right) \right] \\ v_{O} &= V_{OLU} = \frac{v_{I} \left(1 + \frac{K_{N}}{K_{P}} \right) - V_{DD} - \left(\frac{K_{N}}{K_{P}} \right) V_{TN} - V_{TP}}{2 \left(\frac{K_{N}}{K_{P}} \right)} \\ v_{O} &= V_{OHU} = \frac{1}{2} \left[\left(1 + \frac{K_{N}}{K_{P}} \right) v_{I} + V_{DD} - \left(\frac{K_{N}}{K_{P}} \right) V_{TN} - V_{TP} \right] \\ v_{I} &= V_{IH} = V_{TN} + \frac{(V_{DD} + V_{TP} - V_{TN})}{\left(\frac{K_{N}}{K_{P}} - 1\right)} \left[\frac{2 \frac{K_{N}}{K_{P}}}{\sqrt{3 \frac{K_{N}}{K_{P}} + 1}} - 1 \right] \end{split}$$

Test Your Understanding

***16.16** A CMOS inverter is biased at $V_{DD} = 10 \text{ V}$. The transistor parameters are: $V_{TN} = 2 \text{ V}$, $V_{TP} = -2 \text{ V}$, $K_N = 200 \,\mu\text{A/V}^2$, and $K_P = 80 \,\mu\text{A/V}^2$. (a) Sketch the voltage transfer curve. (b) Determine the critical voltages V_{IL} and V_{IH} , and the corresponding output voltages. (c) Calculate the noise margins NM_L and NM_H . (Ans. (b) $V_{IL} = 3.39 \,\text{ V}$, $V_{IH} = 4.86 \,\text{ V}$ (c) $\text{NM}_L = 2.59 \,\text{ V}$, $\text{NM}_H = 4.57 \,\text{ V}$)

Example 16.11 Objective: Determine the noise margins of a CMOS inverter. Consider a CMOS inverter biased at $V_{DD} = 5$ V. Assume the transistors are matched with $K_N = K_P$ and $V_{TN} = -V_{TP} = 1$ V.

Solution: From Equation (16.57), the input voltage at the transition points, or the inverter switching point, is 2.5 V. Since $K_N = K_P$, $V_{\ell L}$ is, from Equation (16.73)

$$V_{IL} = V_{TN} + \frac{3}{2}(V_{DD} + V_{TP} - V_{TN}) = 1 + \frac{3}{2}(5 - 1 - 1) = 2.125 \text{ V}$$

Point V_{III} is, from Equation (16.79)

$$V_{IH} = V_{TN} + \frac{5}{8}(V_{DD} + V_{TP} - V_{TN}) = 1 + \frac{5}{8}(5 - 1 - 1) = 2.875 \text{ V}$$

The output voltages at points V_{IL} and V_{IH} are determined from Equations (16.72) and (16.78), respectively. They are

$$V_{OHU} = \frac{1}{2}[2V_{IL} + V_{DD} - V_{TN} - V_{TP}]$$

= $\frac{1}{2}[2(2.125) + 5 - 1 + 1] = 4.625 \text{ V}$

and

$$V_{OLU} = \frac{1}{2}[2V_{IH} - V_{DD} - V_{TN} - V_{TP}]$$

= $\frac{1}{2}[2(2.875) - 5 - 1 + 1] = 0.375 \text{ V}$


The noise margins are therefore


$$NM_L = V_{IL} - V_{OLV} = 2.125 - 0.375 = 1.75 \text{ V}$$

and

$$NM_H = V_{out} - V_{IH} = 4.625 - 2.875 = 1.75 \text{ V}$$

Comment: The results of this example are shown in Figure 16.43. Since the two transistors are electrically identical, the voltage transfer curve and the resulting critical voltages are symmetrical. Also, $(V_{OLV} - V_{ORJ}) = 0.375 V$, which is less than $|V_{T_R}|$. As long as the input voltage remains within the limits of the noise margins, no logic error will be transmitted through the digital system.





CMOS Logic Circuits

Large scale integrated CMOS logic circuits such as watched, calculators, and microprocessors are constructed by using basic CMOS NOR and NAND gates. Therefore, understanding of these basic gates is very important for the designing of very large scale integrated (VLSI) logic circuits.

CMOS NAND gate

gate the output is at logic 0 when all inputs are high. For all other possible inputs, output is high or at logic 1.

In CMOS NAND




Figure 16.45 (a) Two-input CMOS NAND logic circuit and (b) truth table

CMOS NOR gate

CMOS NOR gate can be constructed by using two parallel NMOS devices and two series PMOS transistors as shown in the figure. In the CMOS NOR gate the output is at logic 1 when all inputs are low. For all other possible inputs, output is low or at logic 0.




Figure 16.44 (a) Two-input CMOS NOR logic circuit and (b) truth table

How can we design CMOS NOR symmetrical gate?

In order to obtained symmetrical switching times for the high-to-low and low-to-high output transitions, the effective conduction (design) parameters of the composite PMOS and composite NMOS device must be equal. For the CMOS NOR gate we can write as,


By recalling effective channel width and effective channel length concept, the effective conduction parameter for NMOS and PMOS for a CMOS NOR can be written as

Since
$$\underline{K'}_{n} \sim 2\underline{K'}_{p}$$
 $\frac{K'_{n}}{2} \left(\frac{2W}{L}\right)_{N} = \frac{K'_{p}}{2} \left(\frac{W}{2L}\right)_{N}$


$$2\left(\frac{2W}{L}\right)_{N} = \left(\frac{W}{2L}\right)$$

or
$$\left(\frac{W}{L}\right)_{P} = 8\left(\frac{W}{L}\right)$$

For asymmetrical case switching time is longer




This implies that in order to get the symmetrical switching properties, the width to length ratio of PMOS transistor must be approximately eight times that of the NMOS device.




D16.19 In the two-input CMOS NAND gate in Figure 16.45(a), determine the relationship between the (W/L) ratios of the n-channel and p-channel transistors such that the composite conduction parameters of the PMOS and NMOS devices are equal. (Ans. $(W/L)_N = 2(W/L)_P$)


D16.20 Design a three-input CMOS NOR logic gate such that the effective conduction parameters of the composite PMOS and NMOS transistors are equal. Determine $(W/L)_P/(W/L)_N$, where (W/L) is the width-to-length ratio of the individual PMOS and NMOS transistors. (Ans. $(W/L)_P = 18(W/L)_N$)



Fan-In and Fan-Out


- The Fan-in of a gate is the number of its inputs. Thus a four input NOR gate has a fan-In of 4.
- Similarly, Fan-Out is the maximum number of similar gates that a gate can drive while remaining within guaranteed specifications.






Switching Time and Propagation Delay Time

- The dynamic performance of a logic circuit family is characterized by propagation delay of its basic inverter. The propagation delay time is define as the average of low-to-high propagation delay time and the high-to-low propagation delay time.
- The propagation delay time is directly proportional to the switching time and increases as the Fan-out increases.
 Therefore, the maximum Fan-out is limited by the maximum acceptable propagation delay time.



Each additional load gate increases the load capacitance their must be charge and discharge as the driver gate changes state. This place a practical limit on the maximum allowable number of load gates.

Propagation Delay Estimate



 The two modes of capacitive charging/discharging that contribute to propagation delay

Switch-level model



Delay estimation using switchlevel model (for general RC circuit):

Circuit).
$$I = C \frac{dV}{dt} \longrightarrow dt = \frac{C}{I} dV$$

$$I = \frac{V}{R} \longrightarrow dt = \frac{RC}{V} dV$$

$$t_1 - t_0 = t_p = \int_{V_0}^{V_1} \frac{RC}{V} dV$$

$$t_p = RC[\ln(V_1) - \ln(V_0)] = RC\ln\left(\frac{V_1}{V_0}\right)$$

Switch-level model

For fall delay $\rm t_{phl},\,V_0{=}V_{cc},\,V_1{=}V_{cc}{/}2$

$$t_p = RC \ln \left(\frac{V_1}{V_0}\right) = RC \ln \left(\frac{\frac{1}{2}V_{CC}}{V_{CC}}\right)$$

$$t_p = RC \ln(0.5)$$

$$t_{phl} = 0.69R_nC_L$$

$$t_{plh} = 0.69R_pC_L$$

$$t_{plh} = 0.69 R_p C_L$$

Standard RC-delay equations