## Design of an FSM: an up/down counter

Madhav P. Desai

February 15, 2018

Suppose we are given the following building blocks:

- Inverters, NAND2, NOR2 gates each with a delay of 1 unit.
- $\bullet$  D-flipflops with  $Clock \to Q$  delay of 2 units, set-up time of 1 unit and hold-time of 1  $\tau$  unit.

We illustrate the design process of obtaining a logic circuit implementation of a Mealy FSM starting with an abstract specification.

## 1 The FSM Specification

- The set of input symbols is  $\Sigma = \{reset, up, down\}.$
- The set of output symbols is  $\Sigma = \{Y, N\}$ .
- The set of states is  $\Sigma = \{A, B, C\}$ .
- The initial state is A.

The next state function and output functions are as follows

x(k)	q(k)	q(k+1)	y(k)
Y(Y)	q(x)	q(K·I)	y (K)
reset	_	A	N
up	Α	В	N
down	Α	C	N
up	В	C	N
down	В	Α	N
up	C	Α	Y
down	С	В	N

Note that the input symbol reset is used to put the machine in the initial state A.

The specification can be visualized by the state transition graph (STG) shown in Figure 1.




Figure 1: State transition graph of the up/down counter

## 2 Input encoding and combinational function implementation

First, we need to encode the input, output and state symbols. Let us use the binary encoding:

State	q1	q
Α	0	0
В	0	1
C	1	0
Input	r	x
reset	1	_
up	0	1
down	0	0
Output	У	
N	0	
Y	1	

Thus, the output bit y has the truth-table

01	d	1
11	d	
10	d	
rx		

which has the simplest formula  $q1.\overline{r}.x$ .

The next state variable nq1 has the truth-table

so that  $nq1 = \overline{r}.\overline{x}.\overline{q}1.\overline{q}0 + q0.\overline{r}.x$ .

The next state variable nq0 has the truth-table

so that  $nq0 = \overline{r}.x.\overline{q1}.\overline{q0} + q1.\overline{r}.\overline{x}$ .

To implement these three equations, we can obtain the following simplified set of formulas (we have introduced intermediates u, v, w):

$$\begin{array}{rcl} u & = & \overline{q1}.\overline{q0} \\ v & = & \overline{r}.x \\ w & = & \overline{r}.\overline{x} \\ y & = & v.q1 \\ nq1 & = & w.u + v.q0 \\ nq0 & = & v.u + w.q1 \end{array}$$

Implement these using our library of gates to get the logic network in Figure 2.

## 3 The final timing analysis

- $\bullet\,$  The maximum delay from a circuit input to a flip-flop input is 5 units.
- The maximum delay from launch flip-flop to capture flip-flop (from clock to nq) is 5 units.




Figure 2: Logic Network

- The maximum delay from clock to the output is 4 units.
- The maximum delay from circuit input to circuit output is 5 units.

If we assume that the clock skew is 0, and the inputs to the circuit change between 2 and 3 units after the rising edge of clock, we observe that the setup constraints are met if the clock period is  $\geq 6$  units. Further, we observe that the hold-time constraints are also met at any clock period. The circuit operates correctly at a clock period of 6 units.