

- $\Sigma, \lambda, Q \rightarrow$ finite sets
 $s, \lambda \rightarrow$ functions from

$$s: \Sigma \times Q \rightarrow Q$$

$$\lambda: \Sigma \times Q \rightarrow \lambda$$

→ Refer Class notes for Minimization of Mealy Machine.


Quiz Questions

12.3.18


Part 2 Courses

- Recap
- FSM **D flip flops** ★ (Design)
- RTL memories RTL = Register transfer level
- Turing Machines
- RAM based machines
- Test & Verification Store & Retrieve information

→ FSMs are used for control sequences.



- FSM is like a program (Now onwards defining it like so)



2)


$x(k)$

Advantages.

- Modularity
- Easy to design

↓ size of proj.

10^6 states.




- Practical, Concept,

Design

Verification

→ Complex FSMs from simpler FSMs

1) Code form



→ λ and δ of product FSM


$$\delta((q_1, q_2), x) = (nq_1, nq_2)$$

Next State function

$$= (\delta_1(q_1, x), \delta_2(q_2, \lambda_1(q_1, x)))$$


$$\lambda((q_1, q_2), x) = \lambda_2(q_2, \lambda_1(q_1, x))$$

2) Parallel form






- If $f = \text{xOR}$, then Q_1 and Q_2 can be equivalent iff $f \neq 1 + \sum$

Product Machine




- Can be thought as factoring the problem
- Problems
- Combinational Loops & Latches/flip-flops




→ RS latch


$\bar{S} \cdot \bar{R}$
 $S \cdot \bar{R}$



Started for




↳ Problem



"Truths" Table



\bar{S}	\bar{R}	Q	\bar{Q}
0	0	0	1
0	1	1	0
1	1	Q_{old}	\bar{Q}_{old}
1	0	0	1

→ What happens when we start at (0,0)




→ In practice the ↑ ↓ ripple in voltages will die down (necessarily)




→ Swallowing small pulses



O/P




Why? Reason: width of pulse must be atleast as large as delay



→ Conclusion: Never use $(0, 0)$

15.3.18

SR - bistable




\bar{S}	\bar{R}	Q	\bar{Q}
0	0	1	1
0	1	1	0
1	1	Q _{old}	\bar{Q}_{old}
1	0	0	1

→ What happens.

→ Delay Model




Small pulse of length $m <$ delay



$d=1$



B o/p



Won't happen

Reality




(Inertial Delay Model)



$D \equiv \text{Delay} = \text{time taken to reach } 0.5 \text{ (say)}$

Page No.:


- If input pulse is narrower than Gate Delay it will get swallowed (no effect) ($d < D$)
 $(d > D) \rightarrow \text{effect}$



In our inertial delay model.
 Doesn't change at $t = 2 \text{ units}$,
 swallow swallows the change

- If values were identical, then can oscillate




- Another model for latch




Analyze this latch
 NAND latch more imp.
 since faster than NOR
 (In CMOS only)

why?

NAND





→ Flip Flops CLK_1




$CLK_0 \rightarrow$ Previous
 $CLK_1 \rightarrow Q = D$

→ +ve level triggered latch.




→ Final Data (last person) must change S before -ve edge.



- Setup time of $1 \rightarrow 0$ different from $0 \rightarrow 1$

$$S = 2 \text{ units.}$$

time for $1 \rightarrow 0$ is $d_1 + d_2$ but time for $0 \rightarrow 1$ is d_1




Hold time is defined as the minimum amount of time after the clock's active edge during which input data must be stable

Page No.:

→ When \overline{CLK} low, $\overline{s} \rightarrow 1$ identically, hence, $H = 0$


. Setup time is defined as the minimum amount of time before the clock's active edge that the data must be stable for it to be latched correctly.

→ Negative level triggered latch
Replace CLK by $CLK \rightarrow D \rightarrow \overline{CLK}$








19.3.18

level Triggered flip-flop



→ Data is sampled at the falling edge of the CLK since Q follows D only when clock is high. when data is sampled when clock is + then it is level triggered





- Then \bar{R} w.r.t \bar{D} is the same as \bar{S} w.r.t D
 → Minimum delay:

CLK → Q Delay



(i) $D = 1, \text{ CLK } (0 \rightarrow 1)$ $d_3 + d_1$

(ii) $D = 0, \text{ CLK } (0 \rightarrow 1)$ $d_8 + d_4 + d_2$
 $d_4 + d_2 + d_1$

$(d_1 + d_3, d_4 + d_2 + d_1)$

20.3.1

Another latch



$$H : 0 \rightarrow d_6$$

S ↓ by d_6

H ↑ by d_6


CLK → Q delay ↑ by d_6
D → Q Unaffected?

$$d_1 + d_2 \\ = - (d_1 + d_2)$$

time.

$$d_2 + d_5$$

→ Edge triggered flip-flop (Master-Slave latch) Flip-Flop





20.3.18

D - flip flop

DFF

S, H, $d_{CLK} \rightarrow Q$





B latch influence at Rising Edge.

$$\left\{ \begin{array}{l} t_D \leq \frac{T}{2} - S_B \quad \text{\hookrightarrow S} \\ t_D \geq \frac{T}{2} + H_B \quad \text{\hookrightarrow H} \end{array} \right. \quad \begin{array}{l} t_D \rightarrow \text{time at which} \\ \text{D changes.} \\ \text{can change} \end{array}$$

$$\left\{ \begin{array}{l} d_{\text{CLK} \rightarrow Q, B} \geq H_A \\ \frac{T}{2} - S_B + d_{\text{D} \rightarrow Q, B} \leq (T - S_A) \end{array} \right.$$


correctness constraints.

\rightarrow $d_{\text{CLK} \rightarrow Q}$ of DFF

$$\left\{ \begin{array}{l} t_{Q, \text{min}} = \frac{T}{2} + d_{\text{CLK} \rightarrow Q, A} \\ t_{Q, \text{max}} = \underbrace{\frac{T}{2} - S_B + d_{\text{D} \rightarrow Q, B}}_{\text{Latest D}} + d_{\text{D} \rightarrow Q} \end{array} \right.$$


Range of $d_{\text{CLK} \rightarrow Q}$ delays allowed for DFF

Latest Q

Retiming


$$C(k+1) = A(k) \cdot B(k)$$

is the same as




- Slight Difference in Set-up times & delays

Q → Minimum CLK period





↓ same as



- Idea: How much time in each delay in each clock cycle
↳ Determines T_{min}

- Ideally should be balanced out.






→ Also an edge triggered flip flop

20.3.18


(Night)

- RTL : Register Transfer Level machine


→ Count Down Timer





- Done: Single Pulse
Ready: Ready to count



→ Highly Inefficient
⇒ use a counter
variable like a program.




→ Predicates: $(x > 1) / (x \leftarrow x - 1) ?$



$$B(k+1) = (E_n(k)) ? A(k) : B(k)$$


$$B \leftarrow A \text{ if } E_n = 1$$

→ Register Schematic



: Register
n bit

→ Implementation



T_1	T_2	sel	En
0	0	d	0
0	1	0	1
1	∅	d	d
1	∅	1	1

→ Code


Program [?]

```


Reset   if start?
        |   X ← count, go to working
else   |
        |   goto reset
        |
        |   X   X   X
Working if ...
        |   ...

```

→ Flow Chart Rep. (Depreciated)



$$x(k+1) = f(x(k), \dots)$$



$$x(k+1) = f(x(k), \dots)$$

↓ set of variables

$$x(k) = g(q(k), x(k), \text{input}(k))$$

22.3.18

FSM


Q states

RTL:


$Q \times \{ \text{set of values in registers} \}$

→ Predicate: o/p L/I/O, domain can be anything.

→ Now onwards: thread based Multiple (function based) programming.



→ Rewrassion at this stage is not possible, we would need to emulate a software stack & need "advanced memory"




→ M & S are two pieces of hardware running concurrently (Though only 1 is active at a time)

26.3.18

Recap


FSM



$$Q, \Sigma, \Delta, S, \lambda, \varphi_0$$
$$S: \Sigma \times Q \rightarrow Q$$
$$\lambda: \Sigma \times Q \rightarrow \Delta$$

RTL

$Q, \Sigma, \Delta, R, S_Q, S_R, \lambda$




$$P(R)/R \leftarrow f(x, R)$$

$$S_Q: \Sigma \times Q \times R \rightarrow Q$$

$$S_R: \Sigma \times Q \times R \rightarrow R$$

- Advantage: We don't care about most of the internal states of the register


- RTL Threads → Sequential program.




- \$state := Idle

- Problem: Partial utilisation

Fork - Join Structures



- Threads imp.



(Logic gates & flip flops / Registers)


- Metrics of performance:

Internal : % Utilisation

External : Pauses, time, etc.

- Utilisation is still low.

- If there are many slaves, then Master forms a bottle-neck



Peer / Synchronised threads

- Utilisation is maximum




Paradigms

- RTL

FSM (No deadlocks)



(Deadlocks possible, since 2 way inf. exchange)



→ If Std. RTL patterns : No deadlocks
 Otherwise : Guaranteed
 : No guarantees.

27.3.18

Reaction Game "Exploration"

→ Difficulties :

1) Random Numbers

option 1) DFF / latch

→ Restarts in same state when it switches on → problem

2)

Noise in Resist. → Involves I-V measurement


3)

PRN : very large time periods, locally random.


→ Too complicated

4)

Free Running Counter




→ CRT Reset → Another reset to turn on/off the Machine (So that screen is blank)





Dead lock ex.

Deadlocks




→ Individual, work fine
Join : Problem



→ Deadlock: State with no exit
(can't proceed)

→ Livelock (stuck in a loop)




count to ∞ in
Networks

Turing Machines

→ Characterize problems that can be solved
by a computer.

tape Model



↙ 1 1 ↘ 1 1 1 ↘ ↘

↓ converts this to

↙ ↘ ↘ ↘ ↘ ↘ ↘ ↘ ↘ 1 1 1 1 1

- Does it by repeated cutting & pasting.
- Jumps around these ~~pos~~ read and write point.
 - Reads in every cycle by looking for leftmost one & writes after it see two consecutive blanks.