

Digital Design with Quartus

by Varun Warrier


Design Flow




Half Adder & Full Adder




Full Adder – Another Approach



4 bit Adder – Structural Modelling




Design Flow





Design Verification


- RTL Simulation
- Gate Level Simulation
- Test Benches





Two Bit Adder Example














RTL Simulation




RTL Simulation




Gate Level Simulation -Failiure




Gate Level Simulation -Failiure




Gate Level Simulation -Failiure



Gate Level Simulation - Success



Gate Level Simulation - Success



- Device
 - 5M1270ZT144C5

JTAG Commands

- JTAG
- cable ft2232 vid=0x0403 pid=0x6010
- detect
- svf <filename> progress