

A Behavioral Compact Model of 3D NAND Flash Memory

Shubham Sahay, *Student Member, IEEE* and Dmitri Strukov, *Senior Member, IEEE*

Abstract— We present a behavioral compact model of 3D NAND flash memory for integrated circuits and system-level applications. This model is easy to implement, computationally efficient, fast, accurate and effectively accounts for the different parasitic capacitance coupling effects applicable to the 3D geometry of the vertical channel Macaroni body charge-trap flash memory. The model parameter extraction methodology is simple and can be extended to reproduce the electrical behavior of different 3D NAND flash memory architectures (with different page size, dimension, or number of stacked layers). We believe that the developed compact model would equip the circuit designers and system architects with an effective tool for design-exploration of 3D NAND flash memory devices for diverse unconventional analog applications.

Index Terms—3D NAND, Charge trap (CT) memory, Compact model, Flash memory, Macaroni body.

I. INTRODUCTION

NAND flash technology, with the aid of three-dimensional (3D) stacking, continues to be the most promising non-volatile data-storage system to cope up with the overwhelming data explosion in this era of internet-of-things (IoT) [1]-[3]. The 3D NAND flash memory has now become ubiquitous with a wide range of applications ranging from portable USB sticks, camera and smart phone flash drives to solid-state-drives (SSD) [4] and cloud storage [5]. With ultra-high (> 1 Tb) density, ultra-low cost per bit, fast random access and multi-level programming capability per cell [6]-[8], 3D NAND flash also appears lucrative for analog applications requiring dense network of devices, in particular for computing. However, the lack of a proper framework for analyzing the efficacy of 3D NAND flash memory limits the efforts of the designer community in this direction. Although 3D NAND flash string has been widely studied with the help of 3D TCAD simulations [9]-[11], such an approach is slow, computationally expensive and unfeasible for circuit and system-level simulations. Therefore, the development of a simulation program with integrated circuit emphasis (SPICE)-compatible compact model, which could enable the circuit designers and system architects to explore the design-space with 3D NAND flash memory without incurring any computational complexity, is essential. Although several




Fig. 1. 3-D view of the vertical charge-trap 3D NAND flash memory array.

compact models have been proposed for the planar floating gate (FG) NAND flash memory arrays [12]-[16], to the best of our knowledge, no compact model is available for the vertical channel charge-trap (CT) 3D NAND flash memory cells. Moreover, 3D NAND flash memory arrays demand a holistic treatment owing to the significant parasitic coupling attributed to their 3D geometry.

To this end, in this letter, we present a behavioral compact model of the Macaroni body charge-trap 3D NAND flash memory. This model takes into account the different parasitic coupling effects in the memory array owing to the 3D geometry of the cells. Moreover, we formulate a simple two-step model parameter extraction procedure which may be used to reproduce the electrical behavior of different 3D NAND flash memory architectures (with different page size, dimension or number of stacked layers). The developed model is fast, easy to implement, computationally inexpensive and accurately predicts the electrical characteristics of the 3D NAND flash string. We believe that this work is an important step towards exploiting 3D NAND flash for different unconventional analog applications apart from digital memory.

II. COMPACT MODEL FORMULATION

The three-dimensional view of the 3D NAND flash memory array considered in this work for the formulation of compact model is shown in Fig. 1. It consists of a 3×3 string array of vertical channel charge-trap (CT) devices with a gate stack of oxide/nitride/oxide (O/N/O) and Macaroni body (Fig. 2(a)). Each string consists of 10 metal plate word-lines (WLs) and a select transistor for the bit-line (BSL) and the source-line (SSL), respectively. The basic cell in a string, as shown in Fig.

The authors are with the California Nano Systems Institute (CNSI) and the Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, 93106, U.S.A. This work was supported in part by CRISP, one of six centers in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by DARPA.
(e-mail: shubhamsahay@ucsb.edu)




Fig. 2. (a) Different parasitic capacitances in a 3D NAND flash memory array and (b) unit cell representation for compact model development.




Fig. 3. Representation of a generalized 3D NAND flash memory array utilizing the compact model approach.

2(b), is modelled as a polysilicon gate-all-around nanowire field-effect transistor (GAA-NWFET) with a voltage-controlled-voltage-source (VCVS) to mimic the shift in the threshold voltage upon application of a program/erase pulse. The central string (containing the unit cell in Fig. 2(a)) is analyzed for extraction of the model parameters. Since the parasitic capacitances and the consequent coupling effects are highly pronounced in the 3D NAND flash arrays, the other strings are included to enable accurate estimation of the coupling effects. The cell-cell coupling between adjacent cells sharing the same WL is modelled using a horizontal capacitance (C_H) while the vertical coupling between the cells on the same string is taken into account via a vertical capacitance (C_V) as shown in Fig. 2(a). In addition, the coupling between diagonal cells and the neighboring cells is considered using the diagonal capacitance (C_D) and the side capacitance (C_S), respectively. The macro-model representation of a generalized 3D NAND flash array utilizing the compact model approach is shown in Fig. 3. As can be observed from Fig. 3, the 3D NAND flash array demands a comprehensive three-dimensional treatment of different coupling effects for accurate performance estimation as opposed to the planar NAND flash strings [12]-[13].

III. MODEL PARAMETER EXTRACTION METHODOLOGY

We devised a simple parameter extraction methodology for ease of implementation of the compact model without compromising with the accuracy. The extraction procedure is divided into two steps. The first step involves determination of

TABLE I
PARAMETERS USED FOR 3D NAND BIT STRING SIMULATION

Parameter	10 WL string [10]
Core filler diameter (t_f)	35 nm
Tunnel oxide (SiO_2) thickness	4 nm
Blocking oxide (SiO_2) thickness	4 nm
Body doping	$1 \times 10^{15} \text{ cm}^{-3}$
BSL drain doping (N_{BL})	$5 \times 10^{19} \text{ cm}^{-3}$
SSL source doping (N_{BL})	$5 \times 10^{19} \text{ cm}^{-3}$
WL work function (ϕ_M)	4.8 eV
WL length (L_{WL})	50 nm
Spacer (SiO_2) thickness (t_{sp})	50 nm
WL thickness (t_{WL})	40 nm
Active channel thickness (t_{si})	10 nm

the coupling capacitances of the cell with help of mixed-mode TCAD simulations while the parameters of the basic cell are extracted in the second step.

Mixed-mode simulations of the $3 \times 3 \times 3$ string array of vertical channel CT memory devices with O/N/O-stack and Macaroni body (Fig. 2(a)) were carried out using Sentaurus TCAD (release H-2013.03-SP2) [17]. The parameters used for the device simulations are listed in Table I. The different capacitance components (C_V , C_H , C_S and C_D) were extracted using inverted nodal admittance-matrix. The efficacy of the TCAD simulations in yielding an accurate estimation of the geometry dependent electrostatic effects for the flash memory is already established [12], [18]. It may be noted that due to the presence of metal plates for WL, the vertical coupling capacitance (C_V) is significantly higher than the other components. Moreover, the diagonal capacitance (C_D) is not significant and may be neglected for the cell morphology considered in this work.

Once the coupling capacitances are estimated, the next step is to extract the parameters of the basic cell which consists of a polysilicon GAA-NWFET. The BSIM-CMG 110.0.0 compact model [19] for GAA-NWFET with cylindrical geometry (GEOMOD=3) was used to emulate the cell behavior. BSIM-CMG model parameters may be extracted directly from experimental characterization of the string-current dependence on the WL-voltage of the individual cells located at different positions along the string (single-WL measurement) utilizing the standard procedure reported in [19]. However, due to lack of experimental data for cells at different locations along the string, a two-fold approach was followed in this work. First, the central string (see Fig. 2(a)) with 10 WLs was simulated using Sentaurus TCAD (release H-2013.03-SP2) [17] utilizing the dimensions listed in Table I. The simulated structure (Fig. 4(a)) resembles the Macaroni body vertical channel CT memory obtained using punch-and-plug process utilized for fabricating 3D NAND flash memories [8]-[10]. Although grain boundaries in the polysilicon channel are known to affect the string electrostatics and increase the device variability [9], [11], [20] we have neglected them for the sake of simplicity. Drift-diffusion based simulations were performed assuming a constant mobility and utilizing Shockley-Read-Hall (SRH) recombination model. The TCAD simulation set up was calibrated by reproducing the experimental string current of a similar test structure [9] as shown in Fig. 4(b). The voltages of all 10 WLs were ramped together (multi-WL measurement) to

- NAND flash memories,” *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp.2302-2309, Aug 2011, doi: [10.1109/TED.2011.2147319](https://doi.org/10.1109/TED.2011.2147319).
- [14] J. Jeon, I. H. Park, M. Kang, W. Hahn, K. Choi, S. Yun, G. Y. Yang, K. H. Lee, Y. K. Park, and C. Chung, “Accurate compact modeling for sub-20-nm NAND flash cell array simulation using the PSP model,” *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp.3503-3509, Dec. 2012, doi: [10.1109/TED.2012.2219863](https://doi.org/10.1109/TED.2012.2219863)
 - [15] A. Maure, P. Canet, F. Lalande, B. Delsuc, and J. Devin, “Flash memory cell compact modeling using PSP model,” in *IEEE Int. Beh. Mod. Sim. Work. (BMAS)*, pp. 45-49, Sep 2008, doi: [10.1109/BMAS.2008.4751238](https://doi.org/10.1109/BMAS.2008.4751238)
 - [16] M. Kang, W. Hahn, I. H. Park, Y. Song, H. Lee, K. Choi, Y. Lim, S. M. Joe, D. H. Chae, and H. Shin, “A compact model for channel coupling in sub-30 nm NAND flash memory device,” *Jap. J. App. Phy.*, vol. 50, no. 10R, p.100204, Oct 2011, doi: [10.1143/JJAP.50.100204](https://doi.org/10.1143/JJAP.50.100204).
 - [17] *Sentaurus Device User Guide*, Synopsys, Inc., Mountain View, CA, 2014.
 - [18] A. Ghetti, L. Bortesi, and L. Vendrame, “3D simulation study of gate coupling and gate cross-interference in advanced floating gate nonvolatile memories,” *Solid-State Electron.*, vol. 49, no. 11, pp. 1805–1812, Nov. 2005, doi: [10.1016/j.sse.2005.10.014](https://doi.org/10.1016/j.sse.2005.10.014).
 - [19] *BSIM-CMG 110.0.0 Technical Manual.*, Jan, 2016, [online] Available: www.bsim.berkeley.edu/models/bsimcmg/
 - [20] A. Subirats, A. Arreghini, E. Capogreco, R. Delhougne, C. L. Tan, A. Hikavy, L. Breuil, R. Degraeve, V. Putcha, D. Linten, and A. Furnémont, “Experimental and theoretical verification of channel conductivity degradation due to grain boundaries and defects in 3D NAND,” in *proc. IEEE Int. Elec. Dev. Meet. (IEDM)*, pp. 21-22, Dec. 2017, doi: [10.1109/IEDM.2017.8268433](https://doi.org/10.1109/IEDM.2017.8268433).
 - [21] *HSPICE user guide: basic simulation and analysis*, Synopsys, Inc., Mountain View, CA, 2018.