## **EE 618 (ZELE)**

## CMOS ANALOG IC DESIGN MidTerm

19<sup>th</sup> Sep 2018 9:00PM - 11:00 PM

ACADEMIC HONESTY POLICY – IIT BOMBAY (<a href="http://www.iitb.ac.in/newacadhome/rules.jsp">http://www.iitb.ac.in/newacadhome/rules.jsp</a>)
Copying in Examinations has serious consequences.

## **DO NOT**

- 3.1 Communicate with other students during exams
- 3.2 Carry unauthorized material during exams
- 3.4 Make changes in valued answer books
- 3.5 Communicate with others during toilet breaks during exams


State your assumptions clearly if any.

Draw the transistor level schematic diagram for folded-cascode Operational Trans-conductance
 Amplifier (OTA) with PMOS input differential pair. Annotate inputs with correct polarities.
 Annotate bias voltages. Label the transistors. (3)

Using single ideal current source, generate all the required bias voltages. (2)

2. Calculate the small-signal input impedance for the high performance current mirror at Node A (3 pts) and Node B (1 pt).


All NMOS have  $g_{mn}$ ,  $r_{on}$ . All PMOS have  $g_{mp}$ ,  $r_{op}$ . Ignore body effect.





(4)

- 3. For the circuit in figure below, assume opamp has finite gain A. Assume  $M_1$  is in saturation with trans-conductance  $g_m$  and output resistance  $r_0$ .
  - a. Mark the Opamp polarity for Negative feedback operation (1)









(2)

(4)


4. For the OTA schematic shown on the next page, use the process parameters provided for 0.18 um CMOS technology.

Calculate the following.


a.	$I_5$	(1)
b.	I <sub>7</sub>	(1)
c.	Total power dissipation	(1)
d.	Node voltage V <sub>B</sub>	(1)
e.	W <sub>6</sub> - Width of transistor M <sub>6</sub> to achieve zero systematic offset.	(2)
f.	DC gain of the OTA	(4)
g.	Input common mode range V <sub>i,cmr</sub> (high)	(2)
h.	Input common mode range V <sub>i,cmr</sub> (low)	(2)
i.	Derive the expression for zero location.	(2)
j.	Given the pole locations (Dominant pole approximation) in the figure, calculate value of	
	R <sub>z</sub> to achieve the best phase margin.	(2)
k.	The Unity Gain Frequency of the OTA.	(2)

I. Slew rate of the OTA (Assume slew rate is limited by input differential pair)

m. OTA input referred noise voltage  $V/\sqrt{Hz}$ . (Consider thermal noise only).



Two Stage Operational Transconductance Amplifier



Pole Locations of the OTA

Process Parameters for 0.18  $\mu m$  CMOS process.

$$t_{ox} = 4 \text{ nm}; \qquad \mu_n = 300 \text{ cm}^2/\text{V.s} \; ; \qquad \mu_p = 70 \text{ cm}^2/\text{V.s} \; ; \qquad C_{ox} = 8.78 \text{ fF}/\mu\text{m}^2 \; ;$$

$$|V_{Tp}| = 0.4 \ V; \qquad V_{Tn} = 0.48 \ V; \qquad \qquad \lambda_p = 0.328 \ V^{-1}; \quad \lambda_n = 0.48 \ V^{-1} \qquad [for \ L_{min} = 0.18 \ \mu m]$$