



23 AUG 2019


GoalLarge Differential gain
 A_{dm} Small Common-mode gain
 A_{cm}
(over large range of V_{cm})

Symmetric Half ckt

For differential i/p, — NO ac
small signal V_{cm} is applied
(only DC V_{cm} bias)


A → virtual ground

Half ckt analysis



$$A_{dm} = \frac{-g_{m1}}{g_{ds1} + \frac{1}{R_d}} = \frac{-g_m R_d}{1 + g_{ds} R_d}$$

Differential Pair Virtual Ground Concept



Assume V_{GS1} & V_{GS2} have equilibrium value of V_{eq} . They change by ΔV_{GS1} & ΔV_{GS2} on application of differential signal V_{id} .

Since the circuit is linearized around operating pt.
 $(I + \Delta i) + (I - \Delta i) = 2I \rightarrow I_1 + I_2 = 2I$
 $g_m \Delta V_{GS1} + g_m \Delta V_{GS2} = 0$


$$\Rightarrow \Delta V_{GS1} = -\Delta V_{GS2} \quad \text{--- (1)}$$

KVL $V_{cm} + \frac{V_{id}}{2} - \Delta V_{GS1} - V_{eq} = V_T = V_{cm} - \frac{V_{id}}{2} - \Delta V_{GS2} - V_{eq}$
 $\Rightarrow \Delta V_{GS1} - \Delta V_{GS2} = V_{id} \quad \text{--- (2)}$

From (1) & (2) V_T doesn't change.

Differential signal V_{id} is consumed by V_{GS1} & V_{GS2} . V_T doesn't change.
Hence Virtual Ground.

For common mode i/p $V_{id} = 0$, AC current @ V_{cm}



PROVE: $A_{cm} = \frac{-g_m r_o R_d}{R_d + r_o + 2R_s(1 + (g_m + g_{mbs})r_o)}$

approximating

$$A_{cm} \approx - \frac{g_m r_o R_d}{2R_s g_m r_o} = - \frac{R_d}{2R_s}$$

CMMR - common mode rejection ratio

$$= 20 \log \left| \frac{A_{dm}}{A_{cm}} \right| = 20 \log \left| \frac{g_m R_d r_o \cdot 2R_s}{(r_o + R_d) R_d} \right|$$

$$= 20 \log \left(\frac{2(g_m r_o) R_s}{(r_o + R_d)} \right)$$

In CMOS implementation $R_d = r_o$ (PMOS)

$$= 20 \log (g_m R_s)$$


current source o/p resistance
as high as possible

$$g_m R_s = \frac{2I}{(V_{GS} - V_T)} \cdot \frac{V_A}{I} = \frac{2V_A}{(V_{dsat})}$$

Early voltage
current src
diff pair.


Current source quality \rightarrow CMRR

About COMMON-MODE REJECTION.



$$CMRR = 20 \log \left| \frac{A_{dm}}{A_{cm}} \right|$$

Consider amplifier with differential outputs




- * Will be rejected by Next Diff Amp
- * Only changes bias points
→ may alter small signal gain
- * Can limit output voltage swing

Common-Mode to Diff. mode conversion

- * Corrupts desired differential signal
- * Due to ~~Asym~~ Asymmetry due to Mismatches
- * Frequency dependent effects.

Example: High frequency CM → Modifies tail current source — parasitic cap across tail current.

Example ACM-DM. due to mismatch.



SF concept

$$\Delta V_p = \frac{R_{SS}}{R_{SS} + 1/2g_m} \Delta V_{in,cm}$$

$$= \frac{2g_m R_{SS}}{1 + 2g_m R_{SS}} \Delta V_{in,cm}$$

$$\Delta I_{SS} = \frac{2g_m R_{SS}}{1 + 2g_m R_{SS}} \frac{\Delta V_{in,cm}}{R_{SS}}$$

↑
split equally on both sides

$$\Delta I_{D1} = \Delta I_{D2} = \frac{2g_m}{1 + 2g_m R_{SS}} \Delta V_{in,cm}$$




$$\Delta V_{out,CM-DM} = -\Delta I_{D1} R_D - [-\Delta I_{D2} (R_D + \Delta R_D)]$$

$$= \Delta I_D \cdot \Delta R_D = \frac{g_m \Delta R_D}{1 + 2g_m R_{SS}} \Delta V_{in,cm}$$

$$\therefore A_{CM-DM} = \frac{g_m \Delta R_D}{1 + 2g_m R_{SS}}$$

Side Note

Source Follower




$$\frac{V_O}{V_{in}} = \frac{R_{SS}}{R_{SS} + 1/g_m}$$



Insight:-

$R_{ss} \rightarrow$ Current Source output impedance

R_{ss} should be large to achieve good CMRR.



$g_{m1} \neq g_{m2}$ (mismatches)

\leftarrow HW prove.

$$A_{cm-DM} = - \frac{\Delta g_m R_D}{1 + (g_{m1} + g_{m2}) R_{ss}}$$

R_{ss} - current source o/p impedance.

For a fully differential circuit:

Input and output both are differential

$$CMRR = \left| \frac{A_{DM}}{A_{CM-DM}} \right|$$