Libraries and Mapping

Virendra Singh Indian Institute of Science Bangalore

Courtesy: Giovanni De Micheli

Library Binding

- Objective
 - **▲Libraries. Problem formulation and analysis**
 - ▲ Algorithms for library binding based on structural methods

Library binding

- Given an unbound logic network and a set of library cells
 - ▲ Transform into an interconnection of instances of library cells
 - **▲** Optimize delay
 - **▼** (under area or power constraints)
 - **▲** Optimize area
 - **▼** Under delay and/or power constraints
 - ▲ Optimize power
 - **▼** Under delay and/or area constraints
- Library binding is called also technology mapping
 - ▲ Redesigning circuits in different technologies

Major approaches

- Rule-based systems
 - ▲ Generic, handle all types of cells and situations
 - ▲ Hard to obtain circuit with specific properties
 - ▲ Data base:
 - **▼** Set of pattern pairs
 - **▼** Local search: detect pattern, implement its best realization
- Heuristic algorithms
 - ▲ Typically restricted to single-output combinational cells
 - ▲ Library described by cell functionality and parameters
- Most systems use a combination of both approaches:
 - ▲ Rules are used for I/Os, high buffering requirements, ...

Library binding: issues

◆ Matching:


- ▲ A cell matches a sub-network when their terminal behavior is the same
- ▲ Tautology problem
- ▲ *Input-variable* assignment problem


◆ Covering:


- ▲ A cover of an unbound network is a partition into sub-networks which can be replaced by library cells.
- ▲ Binate covering problem


Assumptions

- Network granularity is fine
 - **▲** Decomposition into base functions:
 - ▲ 2-input AND, OR, NAND, NOR
- Trivial binding
 - ▲ Use base cells to realize decomposed network
 - **▲** There exists always a trivial binding:
 - **▼** Base-cost solution...











Library	Cost
AND2	4
OR2	4
——————————————————————————————————————	5






$$m_1$$
: { v_1 ,OR2}

m₃: {v₃,AND2}

m₄: {v₁,v₂,OA21}

 m_5 : { $v_1, v_3, OA21$ }



Vertex covering:

- ▲ Covering v_1 : $(m_1 + m_4 + m_5)$
- \triangle Covering v_2 : ($m_2 + m_4$)
- \triangle Covering v_3 : ($m_3 + m_5$)






$$\nabla$$
 (m'₂ + m₁)

▲ Match m₃ requires m₁

$$\nabla$$
 (m'₃ + m₁)



$$(m_1+m_4+m_5) (m_2+m_4)(m_3+m_5)(m_2+m_1)(m_3+m_1) = 1$$




Heuristic approach to library binding


Split problem into various stages:

- ▲ Decomposition
 - **▼** Cast network and library in standard form
 - **▼** Decompose into base functions
 - **▼ Example, NAND2 and INV**
- **▲** Partitioning
 - **▼** Break network into cones
 - **▼** Reduce to many multi-input, single-output networks
- **▲** Covering
 - **▼** Cover each sub-network by library cells
- Most tools use this strategy
 - ▲ Sometimes stages are merged


Decomposition



Partitioning



Covering



Heuristic algorithms


- Structural approach
 - ▲ Model functions by patterns
 - **▼** Example: tree, dags
 - ▲ Rely on pattern matching techniques
- Boolean approach
 - ▲ Use Boolean models
 - ▲ Solve the tautology problem
 - **▼** Use BDD technology
 - ▲ More powerful


◆Boolean vs. structural matching


$$f = xy + x'y' + y'z$$

$$\Rightarrow g = xy + x'y' + xz$$

- **◆**Function equality is a tautology
 - ▲ Boolean match
- **◆Patterns may be different**
 - ▲ Structural match may not exist











Structural matching and covering

- Expression patterns
 - ▲ Represented by dags
- Identify pattern dags in network
 - **▲** Sub-graph isomorphism
- **◆** Simplification:
 - ▲ Use tree patterns
- **◆** Typical problems with EXORs and MAJority functions









Tree-based matching


Network:

- Partitioned and decomposed
 - **▼** NOR2 (or NAND2) + INV
 - **▼** Generic base functions
 - Not much used
 - **▼** Subject tree

Library

- ▲ Represented by trees
- ▲ Possibly more than one tree per cell
- Pattern recognition
 - ▲ Simple binary tree match
 - ▲ Aho-Corasik automaton


Simple library




Tree covering


- Dynamic programming
 - ▲ Visit subject tree bottom up
- At each vertex
 - ▲ Attempt to match:
 - **▼** Locally rooted subtree to all library cell
 - **▼** Find best match and record
 - ▲ There is always a match when the base cells are in the library
- Bottom-up search yields and optimum cover
- Caveat:
 - ▲ Mapping into trees is a distortion for some cells
 - ▲ Overall optimality is weakened by the overall strategy of splitting into several stages

SUBJECT TREE



PATTERN TREES





Match of s: t1 cost = 2

Match of t: t1 cost = 2+3 = 5

Match of t: t3 cost = 4


Match of r: t2

Match of r: t4

 $cost = 3+2+4 = 9 \quad cost = 5+3 = 8$

Match of u: t2


cost = 3



Different covering problems

- **◆** Covering for minimum area:
 - ▲ Each cell has a fixed area cost (label)
 - ▲ Area is additive:
 - **▼** Add area of match to cost of sub-trees
- Covering for minimum delay:
 - ▲ Delay is fanout independent
 - **▼** Delay computed with (max, +) rules
 - **▼** Add delay of match to highest cost of sub-trees
 - ▲ Delay is fanout dependent
 - **▼** Look-ahead scheme is required

Simple library



◆Area cost: INV:2 NAND2:3 AND2: 4 AOI21: 6

Network	Subject graph	Vertex	Match	Gate	Cost
0		Х	t2	NAND2(b,c)	3
	φ ^l	у	t1	INV(a)	2
		Z	t2	NAND2(x,d)	3+3 = 6
		w	t2	NAND2(y,z)	3+6+ 2 = 11
y 🚽 🦫 z		o	t1	INV(w)	2+11 = 13
$ A A \rangle$			t3	AND2(y,z)	6 + 4 + 2 = 12
	v v v		t6B	AOI21(x,d,a)	6 + 3 = 9
$H \hookrightarrow H$					
b l c	_v o o _v				

- ◆ Fixed delays: INV:2 NAND2:4 AND2: 5 AOI21: 10
- ◆ All inputs are stable at time 0, except for t_d = 6

Network	Subject graph	Vertex	Match	Gate	Cost
6		Х	t2	NAND2(b,c)	4
	© I	у	t1	INV(a)	2
W	<u> </u>	Z	t2	NAND2(x,d)	6+4 = 10
		w	t2	NAND2(y,z)	10 + 4 = 14
y	0	t1	INV(w)	14 + 2 = 16	
$ \triangle \triangle $			t3	AND2(y,z)	10 + 5 = 15
a x d v v	v V V		t6B	AOI21(x,d,a)	10 + 6 = 16
$H \rightarrow H$					
b l c	v [©] •v				

Minimum-delay cover for load-dependent delays

Model

- ▲ Gate delay is d = α + β cap_load
- ▲ Capacitive load depends on the driven cells (fanout cone)
- ▲ There is a finite (possibly small) set of capacitive loads

Algorithm

- ▲ Visit subject tree bottom up
- ▲ Compute an array of solutions for each possible load
- ▲ For each input to a matching cell, the best match for the corresponding load is selected

Optimality

- Optimum solution when all possible loads are considered
- ▲ Heuristic: group loads into bins

- ◆ Delays: INV:1+load NAND2: 3+load AND2: 4+load AOI21: 9+load
- ◆ All inputs are stable at time 0, except for t_d = 6
- All loads are 1

Same as before!

Network	Subject graph	Vertex	Match	Gate	Cost
o		Х	t2	NAND2(b,c)	4
	٥١	у	t1	INV(a)	2
		Z	t2	NAND2(x,d)	6+4 = 10
	Ů , N	w	t2	NAND2(y,z)	10 + 4 = 14
│ y┌┘└┐z	OI N	0	t1	INV(w)	14 + 2 = 16
			t3	AND2(y,z)	10 + 5 = 15
$\begin{vmatrix} a & x & d \end{vmatrix}$	v Nv		t6B	AOI21(x,d,a)	10 + 6 = 16
b C c	v v				

- ◆ Delays: INV: 1+load NAND2: 3+load AND2: 4+load AOI21: 9+load
- ◆ All inputs are stable at time 0, except for t_d = 6
- All loads are 1 (for cells seen so far)
- ◆ Add new cell SINV with delay 1 + ½ load and load 2
- ◆ The sub-network drives a load of 5


					Cost		
Network	Subject graph	Vertex	Match	Gate	Load=1	Load=2	Load=5
0		х	t2	NAND2(b,c)	4	5	8
	© l	у	t1	INV(a)	2	3	6
	Ĭ	z	t2	NAND2(x,d)	10	11	14
	₽ N	w	t2	NAND2(y,z)	14)—	+ (15)	18
y z	ØI ØN	0	t1	INV(w)			20
$ \triangle \triangle $			t3	AND2(y,z)			19
a x	v by		t6B	AOI21(x,d,a)			20
\Box				SINV(w)			18.5
b l lc	v [©] •v						


Library binding and polarity assignment


- Search for lower cost solutions allowing signals to be generated with inverted polarity
 - ▲ More cells to choose from
- ◆ Polarities can be adjusted at register and/or I/O boundaries
- Within structural covering:
 - ▲ Polarity assignment is handled by a smart trick
- Within structural covering
 - ▲ Polarity assignment is built into the formulation


Structural covering and polarity assignment

- Assume subject network is decomposed into base functions such as NAND2 and INV
- Pre-process subject network by adding inverter pairs between NANDs
- Provide I/Os with both polarity
- **◆** Add to library inverter-pair cell 2INV to the library:
 - ▲ Cell corresponds to a connection and has 0 cost
 - ▲ Unnecessary 2INV will be removed by the algorithm
- Apply bottom-up dynamic programming cover algorithm









General issues with covering

- Decomposition and covering yield solutions that are locally sub-optimal at multiple fanout points
 - **▲** Covering in various logic cones is independent
 - ▲ High capacitive loads skews the solution
- Approaches
 - ▲ Implicit decomposition methods
 - **▼** Compute and map all possible decompositions of a network
 - ▲ Cell cloning and buffering at cone vertices
 - ▲ Wavefront mapping