

## CMOS ANALOG IC DESIGN

## End Semester Exam

20<sup>th</sup> NOV 2018 9:00 AM – 12:00 PMACADEMIC HONESTY POLICY – IIT BOMBAY (<http://www.iitb.ac.in/newacadhome/rules.jsp>)

Copying in Examinations has serious consequences.

**DO NOT**

- 3.1 Communicate with other students during exams
- 3.2 Carry unauthorized material during exams
- 3.4 Make changes in valued answer books
- 3.5 Communicate with others during toilet breaks during exams


State your assumptions clearly if any.

1. (a) Draw the schematic diagram for Operational Trans-conductance Amplifier that you designed in the project. Clearly label transistors, inputs, outputs and bias voltages. Schematic for biasing circuits is not necessary. (4)
- (b) Derive an expression for gain of your OTA. State your assumptions. (2)

2. Consider the RLC filter as shown in Figure.

$$L = 159 \text{ nH}; C = 159 \text{ nF}, R = 1 \Omega$$

- (a) Write the transfer function  $V_o/V_{in}$ .  
Identify the type of the filter.  
(Frequency Response). (1)





- (b) Comparing with standard transfer function polynomial ( $s^2 + \omega_0 s/Q + \omega_0^2$ ), calculate  $\omega_0$  and  $Q$  values. (1)
- (c) Draw signal flow-graph for the RLC circuit from Figure 1. (3)
- (d) Using parasitic insensitive Switched-Capacitor (SC) integrator construct SC filter schematic using signal flow graph from (c). (4)
- (e) Annotate your clocking scheme for filter in (d). (1)
- (f) Choose clock frequency. Justify why? (1)
- (g) For all SC integrators  $C_u = 0.2 \text{ pF}$  (input capacitor). Figure out values of  $C_l$  (feedback capacitors) of all integrators. (2)

- 
- The diagram shows a two-stage CMOS op-amp. The first stage consists of a PMOS network with transistors  $M_4$ ,  $M_5$ , and  $M_6$ , and an NMOS network with  $M_1$  and  $M_2$ . The input  $V_{in}$  is connected to the gates of  $M_4$  and  $M_6$ . The output of the first stage is  $V_{out}$ . The second stage consists of a PMOS network with  $M_3$  and an NMOS network with  $M_2$  and  $Q_2$ . The input  $V_{in}$  is connected to the gates of  $M_3$  and  $Q_2$ . The output of the second stage is  $V_{out2}$ . The circuit is powered by  $V_{DD}$  and ground. Handwritten annotations in purple include 'a', 'b', 'c', 'd' on the OTA blocks, '1X' and 'NX' on the transistor labels, and 'V<sub>EB</sub>' near the NMOS network of the first stage.

- (a) Indicate the opamp input polarity for OTA1 and OTA2 using annotations a,b,c,d. Explain your reasoning. (3)
- (b) Write expressions for  $V_{o1}$  and  $V_{o2}$ . (3)
- (c) Write an expression for  $V_{out}$ . Derive the condition under which  $V_{out}$  will be independent of process, temperature and supply voltage. (3)
- (d) During power-up, this circuit has stable operating point with all the currents equal to zero. Draw a startup circuit which will make sure that the circuit wakes up in the proper operating mode. Only redraw the relevant part of the circuit. No need to draw entire schematic. (2)

-

5. For the circuit shown in figure, derive an expression for input impedance  $Z_{in}$ . Assume all transistors have same  $g_m$  and  $r_{out}$ . Each transistor is biased with bias voltage at the gate terminal keeping all of them in saturation region. Ignore Body effect. (3)



6. Derive an expression for  $A_{CM-DM}$  (Common-Mode to Differential-Mode Gain). Ignore channel length modulation. (4)


7. Calculate the value of input-referred noise voltage in  $nV/\sqrt{Hz}$ .  $I_{bias} = 100 \mu A$ . Ignore Body Effect. (5)

$$KT = 4.14 \times 10^{-21} \text{ J}$$


$$K_n = \mu_n C_{ox} = 263 \mu A/V^2;$$

$$\gamma_n = 0.5 \text{ V}^{-1} \text{ (for } L = 0.18 \mu m);$$


$$V_{Tn} = 0.5 \text{ V}; \gamma_n = 1.$$




8. (a) For the switched-capacitor circuit on right (top), use charge conservation principle to figure out  $V_{out}/V_{in}$  transfer function in Z- domain.  $V_{os}$  is the input-referred offset voltage (constant) of the OPAMP. (2)



- (b) Assuming low frequency sine wave input, draw time-domain waveform at **node X**. (2)



- (c) For the switched-capacitor circuit on right, use charge conservation principle to figure out  $V_{out}/V_{in}$  transfer function in Z- domain.  $V_{os}$  is the input-referred offset voltage (constant) of the OPAMP. (4)



- (d) Assuming low frequency sine wave input, draw time-domain waveform at **node X** qualitatively. You can assume  $C3 \gg C1$  or  $C2$  so that from  $\phi_2$  to  $\phi_1$ , charge across  $C3$  doesn't change. (2)

- (e) Compare the opamp output waveforms in (b) and (d). Comment on the performance requirement for the opamp design for the two implementations. (2)

9. As a layout designer, you are required to match the input differential pair NMOS transistors sized  $50\mu\text{m}/0.2\mu\text{m}$  each. Assuming maximum finger width  $< 5\mu\text{m}$ , how would you floorplan your layout of the differential pair for common-centroid matching? Draw the picture with size of each transistor ( $W, L, \text{No. of fingers}$ ). No routing necessary. (3)