

$$f'(p) = 1 - \frac{p}{p} - \ln p = -\ln p$$

$$\Rightarrow g_{\text{next}} = g - \frac{(g - g \ln g + p \ln p)}{-\ln g}$$


$$= \frac{g + p \ln p}{\ln g}$$

Now, $N = \frac{\ln F}{\ln g}$

once we find the ceil of N we have to recalculate F .

- optimization is better for larger no. of stages rather than smaller values.

12/09






$$I_D = K_n \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$= K_n V_{DS} \left[V_{GS} - V_T - \frac{V_{DS}}{2} \right]$$

Sea of Gates

- performance doesn't need to be optimized, then we use this
- common choice is to use 3 pairs & 2 pairs

- only the contacts brought out




NAND NOT \Rightarrow AND


logic diagram for NAND, NOT, NOR
directly available

3


h D-flipflop




- when you observe D you make a replica of it (when clock high). when clock high we send out the replica
- however this is level sensitive



- so we add a slave to make it edge sensitive





- adding a reset



• SETUP-HOLD TIME

- setup time: need to keep the input stable for long enough to create a replica of the input
- setup and hold are significant only as a combination, individually not that important



Setup time is negative

hold-time increased

But as a combination, the setup and hold time remains constant

$$C_L = C_{out} + C_{of \text{ next stage MOS}}$$

$$C_p = \text{self-parasitic capacitance}$$

