RA = can access in any drelis without

any loss of performance

Sequential = eg: bhift segistesta

data sotated in a very long chain,

don't require address decoding

shipful when we woult to keep possure

apartion on a set of data periodically

· ROM: even this is random access

Pridge = Flowh memory

(can't write many times)

- aloo called 6 white Rosely Read Often

R/W M

- Read takes long time

Content Addressable Memory: check if any cell has the

· Read Access time: time between giving read instruction and getting the data output

write Accest time: time between giving white (WAT) inst. and how long we need to ckeep the slata unchanged to complete write

Cycle time; time blu à buccersive read btatements (can be more than read accure

WR WR South and Williams assessed in MAN "

data

WAT

WAT

Cycle time: wollt care time 5/10

Read-Read, W-W, R-W, W-R

let of D-fup flop its expensive in space (area) and time (control signals) and power

. Rather we make analog cht; (charge rail)

make sure we get a sufficient voltage change which can be subsequently amplified to a rail value.

- noise may cause problem hence we use differential amplifier

· Addressing

- address has to settle befor is suing a

 RD or WR (we might otherwise derivay

 some other data)
 - sometimes minory takes care of it internally
- -> having multiple enable signals is inefficient
- -> nother we arrange memory in a 2x2 array and get the row and column address

· RAS: Row Address Stobe

CAS: Column -11

give RAS first then CAS

*-Holders line ; Bit addressable word -11-

- Data line
- RAS/CAS
- RD/WR

Addition to send you


then RAS

use same add to now send column


then cas


then RD/WR


- · ROM nevel charged
 - called NOR memory
 - like programmable logic arrey




- the selected all is pulled down to o.
- may not be hailed to 0, can have a compalety out and & small transistors used











a clumpy read (refresh) for the other cels.

· Since DRAM requires a trench cap and auto control for reading, it is usually kept separate from the std. technology chip





- · To word line not connected, then this all is isolated
- · loleinn elecoder decides the value of Bit &


Bit & Bit are taken high when not used word line high when selecting that & 2000

· If column is 1, then Bit =1, Bit =0

the requirement is apposte in case of read.


i) charge Bit & Bit to a high value then

- i) Now, charge word eine and turn it of
- iii) suppose, Ti sees a 1 soit of ties to air) suppose, Ti sees a 1 soit of ties to
 - iv) the Bit and Bit lines sent to comparator
 - v) when we live the word line off,
 the cell becomes is olated and by
 positive feedback restore the value
- · when we turn a row on, the cell activated is being written into while the others are (in that row) are being read.
- · while reading




The way of it is not an in the property

the second of all a Po



take a lot of time to reach I so we put a dose to Ps i) Precharge (use p-mos, also use a shorting tran. both will shorting tran. chalge up word lines to slightly clife . valleye due to procuis, temp variation is shorting tran Bit line - trisfate driver - all 3 pmos turned on, Bit lines turn on -> two to TITE first then To - ther turn wold line on If T. Tr ale pros, then common made range rises up to VDD. So ise use nmos instead (compact to use nmos) which doesn't charge fully upto VDD. · Until decoding ceone can't do R/W > speed of decoder imp. > make decoder multi stuged (by logical

- -> typically componentors one 2 stages, acts like
- a lineal amplifier




for read, Trib Trz of, Trz on, data become, an output

In write, pmos precharges, Bit & Bit get data


g data. Once word line on, which of bit & bit
is 0, discharges that transchool

In read, Bit & Bit precharged, after word line on the output taken to comparator which rends it to Trs

Read conflict




It initially 0 & I were written and we want to lead that. external of transition can occur at any time write clock, so it mines any time wit clock, so it might change when clock changes, so while sampling, ent. Up might be close to metastable pt. it can take an unpredictable and of time to become stable. ST2 Setup time HT = hold sime Recovery une > clock transition min delay ASP. JULY AND 1/0 = large , covery time UK; small recoverytime dk ext.clk ⇒ ent clock will shift it delta(A) befole the clock time



Deignal conditioning , nobust signal that removes noise drive large capacitive toach - for biolitectional parts voltage translation (A) at input - input swing higher than VDD a safety issue 1.87 > this could lead to 3.3V damp ckt price to pay: Retime writ laige inprotect n too - input lower than VDD -problem with high, low is same - also, pros is the one who can't drive with a small yp - so we use CVSL (doesn't need to be driver by input) : [preudo nmos can be used but anyways present it consumes in pad which static power] one large, hence alea not a sig concern > low voltage invertor

⇒ high thresh, higher than average and low thush lower than aver.



- (1) Input 0 for long time > out -1

 when In reaches Vin, To turns on and tries to discharge A, but A is supplied by To so, A is somewhat above and so the In that turns on To in somewhat above Vin

 To born a potential divider
- (2)


 AR TS twoms on, & become VTP, as T, twom on
 it tricoso make B VDP but due to Ts it is a little
 below VDP

 Below VDP

 To requires an ip lower than VB by VTP, hence
 the turning on voltage recluces.

· C element

- used for asynchronous clesign



	A	В	out	
	0	0	1	
	1	1	Ö	
	Ö	1-	prev ?	Trict
	1_	0	prev	are on an arriver of pol n man
				Tristate, neither of pot n mos connected to power
				=> take value of capacitance
-	> eq	real	input >	inverter
				⇒ loctch
	\Rightarrow	call	lecl 6 E	vent Logic?
	$\rightarrow n$	eed ev	ert on be	oth inputs (not necessity
	Sto	for the log	ic = leve	th inputs (not necessarily simultane logic)
)	C element
		<u> </u>		(AND of events reither than
				AND of levels)
· As	ync	hron	ous tra	anifer of deuter
-	> reg	quest	- ackn	owledge
	131	talk put	er Olata i	on clara bus, once data
		Set	tles, it	puts request
				- 1 205 " Table 11 &
		the	other A	Sicle lises. This as a clk and
	Ů.	11		data. Once too lookhadit
				edges and allows next date
		!•	o be ben	
		ALC K	. 1 7	

-> sence 4- transitiona => 64-phose ,
request-ack The 2nd edge on a both transitions only restores the value, doesn't do any job.

\$0 we use event logic

→ change of state now tells us then wether

neg or ack.

> pers switching > less power consumed

- howerd not used coz us it is

event driven and hence we would ned

to change the entire wogic family.


· DFT (Derign for testing)

- generation of test vectors that encomposes
- approachability of nodes


pada d 45 - no. of ping heduces, hence clifoiculty to test

(A) Border Scan

- test vectors put in series



intest mode:



put input in each ff and run for I cli cycle, new values stored in ff 5. Now, put in test mode and view of the outputs of all subckts as we take out one output at a tim, put in one input vector for the next text

- since test vector passes through all combinations need to make sure none of them make any subckt invalid
 - never use asynchronous set-reset in such a struct.
- In border scan can have upto 5 inputs
 - Digital Sn
 - Digital Out
 - Test In
 - Testout
 - Scan
 - reset
- (B) on-chip text units req. memory
 text. vector generator
 (pseudo-random)

