

100 . Try with fork 2-3 & 3-4 and valy load for last que. of midsem

· ADDERS

- Sum = 1 if A, B, c have odd 1's (full adder)

 ⇒ parity circuit
- Lout = 1 if 201 more inputs are 1
 - is an adder is counting—the number of ones hence sometimes called 'counter' (not the same as conventional counter)
- · Faster Addeler
 - elemental addle bastel
 - how to alrange to minimize delay
- · In addition, carry is on the critical path


 (thus sum need not be made faster)
 - ⇒ sum derived from carry (cin, cout)

I inserting inverter is useful when we have beauty load to reduce delay

* heavily loaded = more stage lightly -" - less - " - ? Piny becomes


Piny becomes large otherwise

4



for small number of bits, however good for larger bits.

The Real Property lies



cout is simply equal to Cin

- XOR difficult to implement; OR easier,

=> need to make G clominante over P

- of K,P,G only one is true at a time s compute only 2

$$\Rightarrow Ci+1 = Gi + PiCi$$

$$= Gi + Pi (Gi-1 + Pi-1 Ci-1) \Rightarrow covry look$$
Assead

Cout - Cin

and put a switch, by passing the

> so we just AND au Pis

a larry-bypark addler

. The adders one the fastest adders (for very large number of bits)

great at that stuge

ci = Bi + Pi Ci-1

G= G4+ P4C3

= Gq+ Pq (G3+P3 C2)

= Ga + Pa Go + Pa Pa (G2+ P2C1)

= GA + PA G3 + PAP3G2 + P3P3P2G

Ggp = Ga + Pa Gs + PaP3 G2

Pgp = TTP:

D Ca = Ggp + Pgp Ca


* Kumez = optimizing recursive nelation


- Carry beleet addr

Make 2 addit _ assumes criry=1 - assumed carry =0 I using Mux booked on output carry

- power consumpt " 1 but time redució
- do it for all groups, not within the group (inside the group we can have any adder)


eg: for 128 bit addu all results one heady in 46it addit time





h - mox desay

L group desay




- [P.4] takes I unit of time and 4 bit added takes 4 units of time, bo a arriver by t=5
- · It a complexity 1, time taken I linearly
- · To make t smaller, then need to 1 the length of an individual block

→ when tiling in
$$4+4+5+6+7+...$$
 at there
$$\frac{m(m+1)}{2}$$

time is squall root of no. of bits.

- · 96 no. of leite 1 significantly then the time will be too much, so want to use a different architecture then.
 - so we use Logarithmic Holder



Carry = G + P. Cin (9 want & To be dominant)

if G = 1, capacitance discharges to 0

when clk goes high

at A if $P\&\bar{C}=1$, then A will get 1 $P=1, \bar{C}=0$, A pulled down

· we can't make bigger chains through this.


we take it to limited stagger (3-4) buffer


it. P&G calculated using simple OR gate.


output is not propagating.

Cout = Ci + Pi CinZet's fin one convention on now i = 0, ..., N-1

The iclea is to make







het my 2 bit addition be basic addler


on corry


- -> Prefix adder or Logarithmic of Breadkurk
- of can be broken into some Gi & Pi.

 G can always be computed & P can
 also be precomputed. Any contiguous belock
 of there adders can be treated together
 and there combined G's can be
 calculated.
- · Gis calculated same way as we had computed cevily of rengle elemental adder.
- · Since C is not available, it can't be calculated and course of single elemental adder.

por I cincuit, we calculate c. Gia calculated in the same way as carry of single elemental in the same way as carry of single elemental added. So only for to stage we need to do added. So only for to stage we need to do

00





Ripple carry adder = n (addition time)

Social addr = n(dk agalia (if clocks are matched period)

as good as ripple carry odder)

1 155 GN

FO4 delay

Formout 4) do for 64 his breadturk addus

SHIFTER

- they do shift and rotate
- Shift x or by 2
- Shift hight signed (replicate MSB)

 unsigned (insert 0)
- regulated takes 27 clks (while ip remains same) & not decired
- So we have parallel shifter (used in Barrel Shipter)

- ideally produce opin Ick yde

beneficially we need to compete the new position

for a bit

to amount of shift its contact (say 5) we fust wire

the ip to that hit position (i) no extra bandwale

needed)

A (boad yp)

Notion not

implementate

Right

Anithmetic shift (signed RS)

- if B loaded with heplica of A then it becomes

notate

i amount of shift valiable, each output


if amount of Shift valiable, each output connected to a MOX. Then shifting chone is (NXIMUX)

New position = Current position + shift

- → But for large to no. of bits, the circuit would be very large = clock increases.
- -> Need to reduce complexity from N to lug IV

$$-n = 2^n - n$$
 : in 2's complement representation in sign-magnitude representation


Tot 32 bit: 32x32 complexity



Muchipucation:

K20, .- n

. shipting



notati N3

> 10 use same ext for 2 state & shift

- combining left and right shift
 - → keeping the same ckt, revolve the bit sequence being fed.

i.e. to for left shifting, reverse the bits

· Shift and Add Multiplier

Politial product: things to be added

- can add bit-by-bit or

row-by-row

- in array multiplier: both sum & curry are in dirtical path (rippling

> not good for large no. of bits

· To optimise we can reduce

- number of stages of operation
- time taken by operation

" A = a

Dombine Rbits of B and multiply to get the rows we add finally by 3

rather than adding arows se subtract sonce and shift twice

3 -1+4=3

111by, we can make 2 = -2+4

03/10 · Multiplying a numbers.

- choose B such that it have fewer bits > bewer no of additions

→ Group B into groups of 2 bits Possibilities:

00 0 A geasy to do
10 2A
11 3A = -A+4A


upon multiplying successeave with A 2 bits of B

(Currently we are generating partial

- we want them to be available parallely)

2A can also be converted to -2A+4A

fartial Product Generator



Az 1+ A => minus A

For - 2, shift by I then negative


· lonsidering some in-between bits

00 00 00

Of which tells us if we need to

- For the L&Bs, add a ziro at the end
- 96 groups get over, add zero & at the beginning


		0	0.743
		V	Partial Product
	00	0	0
		1	A
	001	0	A
		1	2 A
	10	0	-2A (we want 2A, but MSB add +4 so makeit - 2A)
		T)	-A (we want 3A, but MSB adds 4A SO make It-A)
	11	0	-A
1		1	0



- all negative quartities become full wiells and infinal addition we require to twice as much size as normal multiplier adder
- · Different Multipliers
 - one feature of multiplier is multiple of addite
 - carry (clue to rippling) makes adders slow

Carry save Addler (weiful for large no. of bits)

- gives a number which must be added
- saving the carry for the end, so we close ripple carry for the in-between Steps



Carry has twice the weight

- one carry saved, other sent horizonthy
- $c_1 \cdot b_3 \cdot b_1$ available in sonst time i.e. at t=1
- prev. carry and, at t=1, C_2 , S_2 avail at t=2

nowever, these are avail at const. time doesn't depend on their position

16×16 = multiplier > 32-bit adder

Li thus needs to be fasted

- · carry save uses rectargular askay whilas traditional adders are trapezoidal . carry save not good for traditional addition
- 1/10 · Carry same adder addition doesn't
 - → store all carry in 1 register and some all sum in I register
 - -> shift carry legister by I place value
 - → HA take 2/p and produce 20/p however reduces to wire at its place value

FA : 3 -> 1 (at its place value)


- · Wallace multiplier
 - each place value and put them in a registers
 - Gadd Thers 2 registers using past

- · HA user (2,2) counter, FA is a (3,2) counter carry save is a (4,2) counter
- · Take the wires and make groups of 3

if it has

arnol

- · 3 > to FA and sind I to next bundle,
- · 1 -> do nothing; pars on to neut slage
- · 2 -> choice of using HA or passing it on
- → Draw doted line along as one can make groups of 3



· 8 x 8 multiplier Wallace

we don't put HA in rows of 2 cor they don't reduce the no of wires, so using only HA we mend up with too many bits at MSB

- floor perparity = 261. exenccessine no. quous 3 y (megal part

- fast delder becomes narrower (?)

· problem that we might get a 17th bit

- comes up due to misine upretation of roallace algorithm
- happent due to usinge of more HA (pospone reduction of 2 bits to that we can use a FA later on)
- is we are not enceeding the capacity of the next stage by passing the 2 wires Then pass Thom through (need to back calculate the capacity for each stage)

10/10 -> Get correct clogic [structurtelly correct] [behaviorally - tick to ch clock (present in library) eynthesizable) (backannotation) (delay needs to be added in library)

- -> all gates should be invetting
- > Critical Potth: when carry and sum both made
- > For AND = NOT+NAND : make your score
- · 8×8 multiplier

→ when we get 2 wires:

i) if all bits out to the left are I wire then pass it through

ti) if on passing through we enceed the capacity of the next layer then we use 411 (goon we may no of wires ore control)

Capacity: 2, 3, 4, 6,9

→ our capacity is 9 but we howe 2. /so
we could've added our intra layer
for accumulate after adding without
increasing the time a lot

11-1

28

IP

1+2+2 =5 >4 DO UDE HA

IP

28

2 4 3 2 4 4 3 24 1 1 1 F IF 3F 2P IF IF IF IP IF 2P IP IP IP IP

2 2 1 3 3 3 3 2 2 3 2 1 1 1 1 2 P 2 P 1 P 1 F 1 F 1 F 1 H 1 H 1 F 1 H

capacity now is 2

ned to add only

there were now house

, DADA MULTIPLIER , to reduce delay we minimize the no. of electronics used, seather pass through and no delay goal now is not were reduct a rather reduce the stage delay - FA has more delay than HA. so we alent reluctant to use HA now · Be wire reduct n capability of FA = 2 (3 -) at same place) HA = 1 · At every stage even part managed by FA odd part - by HA (unnewsory bits by HA not generated) if within the capacity of next layer part the ough don't use FA) -> capacity becomes capacity of current layer - no. of coonies from previous stage bis big big biz bil bio ba ba ba ba ba ba ba ba ba bo 8 7 6 5 4 3 2 1 4 5 6 7 IF IN 6P 5P 4P 3P 2P IP 3P 111 IH 5P 3P 38 " blot available = 6 Slot available = (6-1)=5 3) Breed to be reduced =) | necelo to be reduced 3 1H+1F

6

2F

IF

IP

IP

6

6 6 6

RF RF RF RF IF

Scanned by CamScanner

D) 1118

6 5 4 3 2 1

1H 4P 3P 2P IP

*TUTORIAL

10.107.90.71/72

EE641-16

P/W: EE671 - change P/w: PSSWD

→ login to cluster

→ 4 levels of metal > SCL processe

15/10

Dada:

- use minimum no of addelle
- of smallest size to reduce the no. of coires to the capacity

Disadu: since we don't parothrough all the time, we don't get a narrow adder

- -> The wired arriving late is parsed through to reduce worst case delay
- -> pince multiplication is shift and add
 we add one more wire to the set of that
 we add also simultaneously

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 14 6P 5P 1P 3P 29 1P

. Find out what schould be done incase of - Bigned - division (hardware similar to squoot) . Next we try to get a less complex multiplier 0 > needs to be sew culating and botter since they Keep mulliplying with A az a, ao -> repeated multiple times and is 4 times forter compared to B C2 a3 bo = a, bo = a, bo = aobo 02 b3 a2 b2 a2 b1 a2 b0 54 036, 036, 036, 036, 0360 BIT- SERIAL MULTIPLIER 3 a2 a, a0 fun ba, · Partial products to be added apper (M-1) clocks apart M = no. 06 bits Ein ho cout how to appel in the next clock ar Cin

· We need to add a reset to the carry store
the latter doesn't need a carry.

since acts doesn't need a carry.

- . a.b. taken out 3 clks later
- · However, a_2b_1 is made by adding carry (3 and carry c6, hence we need to choose sum to add a mux wheather to choose sum or carry to be sent again to the FA.

 Or carry to be sent again to the FA.

 The MOX takes carry at multiples of M.

 Also during these times, take out the sum
 - · The result arrived MxN clock cycles later

ROW-SERIAL MULTIPLIER

- → The addit used for a bo is used only once (it added added only 1 place value terms). Hence, we keep shifting the place value terms a given added adds
- -> Result available at M+N
- same ai throughout

 Place value keeps increasing due to bi
 - · Double precision multiplier (using control flow)

mand, would like

$$\rightarrow -P = 2^{n}-P \qquad \Rightarrow -P = 2^{n}-P$$

$$\times 9 = 2^{n}\cdot 9$$

$$2^{n}\cdot 9 - P = 2^{n}\cdot 9$$