

EE 618 (ZELE)

CMOS ANALOG IC DESIGN End-Sem Exam

11th NOV 2017 5:30 – 8:30 PM

ACADEMIC HONESTY POLICY – IIT BOMBAY (<http://www.iitb.ac.in/newacadhome/rules.jsp>)

Copying in Examinations has serious consequences.

DO NOT

- 3.1 Communicate with other students during exams
- 3.2 Carry unauthorized material during exams
- 3.4 Make changes in valued answer books
- 3.5 Communicate with others during toilet breaks during exams


State your assumptions clearly if any.

- ✓ 1. Draw the schematic diagram for Operational Amplifier you designed in your project. Make sure that you have biasing circuits included. Label nodes with correct polarity. (4)
~~(WIDTHS / W/L?)~~
- ✓ 2. Design a Butterworth low-pass filter to meet the following specifications using the tables/charts provided.




-3 dB Bandwidth = 14.14 MHz; Stopband frequency = 141.4 MHz; Stopband Attenuation = 38 dB

- ✓ a. Using Table/Graph provided identify the order of filter. (1)
- ✓ b. Draw RLC prototype of the filter with correctly scaled LC values annotated to meet the specifications above. (2)
- ✓ c. Use signal flow graph technique to draw integrator (block diagram) based schematic. (3)
- ✓ d. Use Opamp-RC continuous time integrator to design the filter schematic. You can use inverting amplifier block where signal inversion is needed. (4)
- ✓ e. Assuming $C_{\text{integrator}} = 1\text{pF}$, find out values of all resistors. (2)
- ✓ f. Draw schematic diagram for parasitic insensitive switched-capacitor integrator. Make sure polarities and phases are properly annotated. (2)
- ✓ g. Use the integrator from (f) in (c) to construct switched-capacitor filter schematic. (4)
- ✓ h. Choose clock frequency. Justify why? (1)
- ✓ i. Annotate your clocking scheme for filter. (1)
- ✓ j. For all SC integrators $C_u = 0.25\text{pF}$ (input capacitor). Figure out values of C_i (feedback capacitors) of all integrators. (Too large C_i ?) (2)
- ✓ k. Discuss one advantage and disadvantage each of both – continuous time and switched-capacitor filter. (2)

- (4)




- (4)




- (3)


- (3)




Ignore ro.




2.




7. For fully differential opamp, calculate:
- Common-mode voltage at output (2)
 - Differential Gain (2)
 - Common-mode Gain (2)
- Ignore Body effect. M1, M2 are identical (g_{mn}, r_{on}), M3, M4 are identical (g_{mp}, r_{op}).



8. For the switched-capacitor circuit on right, use charge conservation principle to figure out V_{out}/V_{in} transfer function. V_{os} is the input-referred offset voltage (constant) of the OPAMP. (4)



9. For the switched-capacitor circuit below, use charge conservation principle to figure out V_{out}/V_{in} transfer function. Use z-domain analysis. (4)
- Identify the filter type. (1)






Fig. 8-4 Magnitude characteristics of Butterworth filters. (a) Passband attenuation. (b) Stopband attenuation.

BUTTERWORTH FILTER




Fig. 8-9 Circuit structures of low-pass Butterworth filters.

FILTER ORDER

TABLE 8-1 Element Values for the Circuit in Fig. 8-9(c)

n	C ₁	L ₂	C ₃	L ₄	C ₅	L ₆	C ₇	L ₈	C ₉
1	2.0000								
2	1.4142	1.4142							
3	1.0000	2.0000	1.0000						
4	0.7654	1.8478	1.8478	0.7654					
5	0.6180	1.6180	2.0000	1.6180	0.6180				
6	0.5176	1.4142	1.9319	1.9319	1.4142	0.5176			
7	0.4450	1.2470	1.8019	2.0000	1.8019	1.2470	0.4450		
8	0.3902	1.1111	1.6629	1.9616	1.9616	1.6629	1.1111	0.3902	
9	0.3473	1.0000	1.5321	1.8794	2.0000	1.8794	1.5321	1.0000	0.3473