


The order of variables has a huge impact on the size & shape of RObDD

$$\text{eg. } a_1 b_1 + a_2 b_2 \rightarrow a_1 a_2 b_1 b_2 \\ \rightarrow a_1 b_1 a_2 b_2$$


NP-hard: Only heuristics exist to choose the right order

Software verification is a much harder problem



If BDD is very big, then what?

If BDD is small, directly compare RObDD



Satisfiability problem (SAT problem)

\therefore We want to find set of inputs such that
 $f_1 \oplus f_2 = 1$ i.e. $f_1(x_1, x_2, \dots, x_n) \oplus f_2(x_1, x_2, \dots, x_b) = 1$

Suppose we use POS method

$\therefore f_1 \oplus f_2 = 1 \quad (x_1 + x_2 + x_3) \quad (\bar{x}_1 \wedge \bar{x}_2 \wedge x_3)$

$\overline{c_1} \quad \overbrace{\quad \quad \quad}^{c_2}$

$c_1 = 1, c_2 = 1, \dots, c_m = 1$


e.g. $(a+b+c) (\bar{a}+\bar{b}+c) (\bar{a}+\bar{c}) \vdash \bar{a} = x \leftarrow x$

$c_1 \quad c_2 \quad c_3$

Assign variables one-by-one & check if clauses are satisfied: $(a=1) \leftarrow$

$(1=1) \leftarrow$ (DPLL algorithm)

c_2, c_3 are satisfied



$\therefore 001$ is one input which will give diff' output

But for testing, we don't want SAT and hence we may need to explore entire tree.
 \therefore May not be scalable

* Logic implication:

when X is 0, it means

anything is acceptable $\Rightarrow z = 1$

when X is 1, ~~Z~~ should


follow Y

$X \rightarrow Y$		Z
X	Y	Z
0	0	1
0	1	1
1	0	0
1	1	1

$$\therefore X \rightarrow Y \equiv \bar{X} + Y$$

\therefore for an AND gate: $a \cdot b = c$

$$\begin{aligned} (a=0) \rightarrow (c=0) & \quad \left. \begin{array}{l} (\bar{a} \rightarrow \bar{c}) \\ (\bar{b} \rightarrow \bar{c}) \end{array} \right\} (\bar{a} \cdot \bar{b} \rightarrow \bar{c}) \\ (b=0) \rightarrow (c=0) & \quad \left. \begin{array}{l} (a \rightarrow \bar{c}) \\ (b \rightarrow \bar{c}) \end{array} \right\} (a \cdot b \rightarrow \bar{c}) \\ ((a=1) \cdot (b=1)) \rightarrow (c=1) & \quad \left. \begin{array}{l} (a \rightarrow c) \\ (b \rightarrow c) \end{array} \right\} (a \cdot b \rightarrow c) \end{aligned}$$



: Behaviour of the complete circuit:

Behaviour (B1) \rightarrow Behaviour (B2)


claims for OR: $a=1 \rightarrow c=1$

$$b=1 \rightarrow c=1$$

$$(a=0) \cdot (b=0) \rightarrow c=0$$

$$\therefore (a \rightarrow c) \cdot (b \rightarrow c) \cdot (\bar{a} \cdot \bar{b} \rightarrow \bar{c})$$

$$\therefore (\bar{a} + c) \cdot (\bar{b} + c) \cdot (a + b + \bar{c})$$



we can use SAT solver to find a, b .

\therefore we use this method to generate the $PO \rightarrow$ for clauses, which is then passed to a SAT solver like DPLL alg.

• Variants of DPLL:

- 1) Unit clause rule: $(a + b + \dots)(\bar{a} + \bar{b} + \dots)(\bar{\bar{a}} + \bar{b} + \dots)$

when $a = b = 0$, clause 1 reduces to a unit clause directly. Instead of going to $c = 0$, we can directly consider $c = 1$.

when the unit clause occurs in the middle of the tree, we will get a significant improvement. (Not obvious when c is leaf)

Called Boolean Constraint Propagation

~~Condensus~~ : $(x+y)(\bar{x}+z) = (x+y)(\bar{x}+z)(y+z)$ extra term

~~$$(a+b+c)(\bar{a}+\bar{c}+c)(\bar{a}+\bar{b}+\bar{c})$$~~

~~$$(a+b+\bar{a}+\bar{b})(\bar{a}+\bar{c}+\bar{b})$$~~

Applying condensus on

we are not getting any unit clause
and hence condensus is of no use

But: $(a+b)(\bar{a}+c)(\bar{b}+d)(\bar{c}+d)$

$$\begin{array}{ccccccc} & \diagup & & \diagdown & & & \\ (b+c) & & & & (\bar{a}+c) & (\bar{b}+d) & \\ & \diagdown & & \diagup & & & \\ & (c+d) & & & & & \\ \end{array}$$

$\stackrel{d}{\equiv} \rightarrow$ prime essential

But order in which we need to apply is difficult to predict

Conflict Clause Recording (recap):

$$(a+b)(\bar{b}+\bar{c}+d)(\bar{b}+e)(\bar{e}+\bar{d}+f)$$

$c=0, f=0, a=0 \Rightarrow b=1 \Rightarrow d=1 \Rightarrow e=1 \Rightarrow$ last clause UNSAT

$\therefore a=0, c=0, f=0$ can be stored so that we don't traverse it again

$(x+z)(y+z)$. Local learning! Assign initial vector, and keep flipping more variables which occur in the unsat clauses

But some sat may become unsat after flipping.

Tau method so it didn't flip and finds

What about sequential circuit?

Say we have 2 machines:


$$M_1 = (S^1, S^1_0, X_0, f^1, \lambda^1)$$

$$M_2 = (S^2, S^2_0, X_0, f^2, \lambda^2)$$

$M_1 = M_2$. For equivalent machines,

The two machines should give the same output for the same input sequence.

$f, \lambda, \text{ etc. does not matter}$



$$\text{Final} = X_0f^1 + X_0f^2 + \dots + X_0f^t$$

If $f^1 = f^2$, machines NOT equivalent

There is a practical limit till which we can expand timeframe in word. Now we can see if there we can now use SAT solver to see if there exists an input for which $\text{OR}(\text{XOR}_1, \text{XOR}_2, \dots, \text{XOR}_n) = 1$

2) State minimization:


$$\begin{matrix} M_1 & \rightarrow & M_2 \\ \downarrow & & \downarrow \\ M_1' & & M_2' \end{matrix}$$

$$\text{if } M_1 = M_2' \text{ and } M_1' = M_2$$

but ~~$M_1 \neq M_2' \Rightarrow M_1 \neq M_2$~~

unique / canonical

3) Reachability: For product machine: out set



$$\text{out set} = \{S_1, S_0, X, O\}$$


$$|S| = |S'| \times |S''| \rightarrow (S_1, S_0)$$

$$\text{out} = \begin{cases} \text{out } o_1 \text{ for } \\ \text{or otherwise } o_2 \end{cases}$$

Some are reachable &
some are unreachable

Depends on the initial state

No. of states $\leq n_1 \times n_2$: whichever are reachable
 we can stop when we have covered all $n_1 \times n_2$
 states (since max of $n_1 \times n_2$)
Only for Moore \rightarrow since max of $n_1 \times n_2$
 nodes are present in reachability graph



For Moore, we can associate each node with a node's identifier hence we need to check only $n_1 \times n_2$ times

pre-computed \Rightarrow in state identifier get state no. & we can check if it is valid or not

Image of node 2 \oplus 3 = 1

Images of 2 node $(1) = 2, 3$


00001 in small

1	0	0	0
0	1	0	0
1	0	1	0
0	0	0	1
0	1	0	0

sum will be 1100001 in small

if 1100001 is valid then 1100001 is valid

if 1100001 is invalid then 1100001 is invalid



$\therefore 1110$ is the counter example

- how can we automate it? / write a program?

→ 1) Representing the reachable states of Σ

2) Images of those reachable states

- we can store the reachable states as a boolean function

s_2	s_1	s_0	Reachable
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0 → 1
1	1	1	1

$$S_2 \bar{S}_1 S_0 + \bar{S}_2 S_1 \bar{S}_0 + S_2 S_1 S_0$$

Store in ROBDD

Now suppose we explore a new node
e.g. $S_2 \bar{S}_1 \bar{S}_0$.

We can OR the two ROBDDs and store it in a compact form

: Termination condition:

- 1) RPOOD expl fn says all states explored
- 2) Output = 1 at any stage
- 3) . . .

. For previous qf m_1, m_2 :

For m_1 : $f^1: 1 + s_0$ denote the state if X is 1-bit input

		x
		0 1
s_0	0	0 1
	1	1 0

$$f^1 = \bar{s}_0 x + s_0 \bar{x}$$

~~$0 = f^1 = s_0 x + s_0 \bar{x}$~~

→ coincidence in this case

For m_2 : Let $s_1 s_0$ denote the 2 bits used to represent state
 s_1, s_0 are the transition states.

For f_0^1 :

		x
		0 1
$s_1 s_0$	00	0 1
	01	0 0
$s_1 s_0$	11	1 x
	10	0 0

$$\therefore f_0^1 = \bar{s}_1 \bar{s}_0 x + s_1 \bar{s}_0 \bar{x}$$

For f_1^1 :

		x
		0 1
$s_1 s_0$	00	0 0
	01	0 0
$s_1 s_0$	11	(x) (x)
	10	1 0

$$\therefore f_1^1 = s_0 x + s_0 \bar{x}$$

$$t_0 \equiv (\bar{s}_0 x + s_0 \bar{x}) \quad \text{i.e. } t_0 = f^1(s_0, x)$$

$$t_1 \equiv \bar{s}_1 s_1 x + s_1 \bar{x} \quad \text{i.e. } t_1 = f^2(s_1, s_2, x)$$

$$t_2 \equiv s_1 x + s_2 \bar{x} \quad \text{i.e. } t_2 = f^2(s_1, s_2, x)$$

$$R = \pi_i(t_i \equiv f(s, x))$$

$$\therefore R(t, s, x) = (t_0 \equiv \bar{s}_0 x + s_0 \bar{x}) \cdot (t_1 \equiv \bar{s}_1 s_1 x + s_1 \bar{x})$$

can be replaced with

XNOR


$$x_{12} + x_{22} = 1 \oplus 0 = 0$$

$$(t_2 \equiv s_1 x + s_2 \bar{x})$$

$$\therefore t_2 t_1 t_0 s_2 s_1 s_0 x \quad \text{output of } R(t, s, x)$$

state		initial		final	
0	0	0	0	0	0
n	"	initial	0	1	1

→ since func will evaluate b
because 0,0 is reached from 0,0




$$x_{12} + x_{22} = 1 \oplus 0 = 0$$



P. PII: implementation is area-efficient but
has delay
↳ delay of each min

total input steps of each min

Min terms:



less area

less delay

RABDD: will give optimized SOP (for fixed order)

Then implement $(path_1 + path_2 + \dots + path_m)$

Area is determined by no. of inputs to gate

In CMOS: 2 gates for NOT

4 gates for 2-NOR/...

6 gates for 3-NOR/...

Eg. $\bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}d + \bar{a}cd + ab\bar{c}$. Counting literals

3 literals 3 literals


2 literals

Goal should be to minimize the sum of literals in each term

Proxy for area

A	B
1	1
0	1
0	0
0	0
1	0

- CMOS delay is dependent on the no. of inputs
- delay is ~~defined~~ ^{as} time taken for capacitor to charge



~~3-level logic: NOT + AND + OR~~

parallel stacks for each of these
 NOT will have a fixed delay (say 1 unit)
 AND will have delay = max (no of literals in pos sop)
 OR gate delay = # sop terms


e.g. $ab + bc + de - 4$ delay for AND + 2 delay for OR = 6
 $abc + c + de - 3$ " " + 2 " = 5

for area, it won't matter since Area \propto Σ literals

• Quine-McCluskey: converts implicants \rightarrow prime implicants

e.g.

A, B, C, D, E
are implicants



$P_1 \wedge P_4$ are essential
Either $P_2 \wedge P_3$ need to be selected

A	P_1
B	$P_1 + P_2$
C	$P_2 + P_3$
D	$P_3 + P_4$
E	P_4

Since all need to be covered,

$$A \wedge B \wedge C \wedge D \wedge E = 1$$

$$\text{i.e. } (P_1)(P_1+P_2)(P_2+P_3)(P_3+P_4)(P_4) = 1$$

SAT problem

but SAT will also give $P_1 = P_2 = P_3 = P_4 = 1$
which is not what we want

But we can convert it into SOP form

e.g. if above eg gets reduced to

$$P_1 P_2 P_3 + P_1 P_4 P_3 + \textcircled{P_1 P_3} \rightarrow \text{but option.}$$

Technically, we should take weighted sum
since no of literals in the P_i terms may
be different

i.e. choose term from SOP which minimizes

$$\sum_{i=1}^n \text{no of literals } (P_i) \text{ for } P_1, P_2, \dots, P_m$$

- matrix method:

$$\begin{array}{c} \text{A} \\ \text{B} \\ \text{C} \\ \text{D} \\ \text{E} \end{array} \left[\begin{array}{ccccc} p_1 & p_2 & p_3 & p_4 & p_5 \\ 1 & 0 & 0 & 0 & 0 \\ 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 0 & 1 \end{array} \right] \left[\begin{array}{c} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{array} \right] \geq \left[\begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array} \right] \quad \text{ie.} \quad \left[\begin{array}{c} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{array} \right] \geq \left[\begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array} \right]$$

$\therefore Ax \geq b$ where A is above matrix

$$x = \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix}, b = \begin{bmatrix} 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{bmatrix}$$

Now to find the values

- Minimum cover: p_1, p_2, p_3

- Shannon's Expansion:

$$f(x_1, x_2, \dots, x_n) = x_i f_{x_i} + \bar{x}_i f_{\bar{x}_i}$$

$$= x_i f_{x_i} \oplus \bar{x}_i f_{\bar{x}_i}$$

$$\text{Boolean diff} = \frac{\partial f}{\partial x_i} = f_{x_i} \oplus f_{\bar{x}_i}$$

Q1

If $\partial f = 1$, it means that f depends on x_i ;
since f changes when x_i is flipped

(consensus): $f_{x_i} \cdot f_{\bar{x}_i}$
operator

Smoothing: $f_{x_i} + f_{\bar{x}_i}$
operator

Positional representation:

say $f(a, b, c) = ab + bc + ca$

represent each term by 2 bits:

00 \rightarrow void

01 \rightarrow complement

10 \rightarrow complement

11 \rightarrow don't care

e.g. $a = \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}, b = \begin{matrix} 0 & 1 \\ 1 & 0 \end{matrix}, c = \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}$

$ab = \begin{matrix} 0 & 0 \\ 0 & 1 \end{matrix}, bc = \begin{matrix} 0 & 1 \\ 1 & 0 \end{matrix}, ca = \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}$

$= \begin{matrix} 0 & 0 \\ 0 & 1 \end{matrix} + \begin{matrix} 0 & 1 \\ 1 & 0 \end{matrix} + \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix} = ab + bc + ca$

when we do $ab \cdot \bar{a}$

or $01 : ab$ AND

10 $\backslash 1 : \bar{a}$ indicates that the term will

$\circled{00} \rightarrow$ void indicate that the term will vanish

\therefore we can directly take AND op. or bit

C

Logic synthesis

1) Exact synthesis:

RBDN : (performance XX)

quinn-mckluskey (performance B)

2) Testability:



- ① Algorithmic method
- ② Algorithmic way
- ③ SAT based
- ④ BDD based


$$f(x_1, x_2, \dots, x_n) = \underbrace{x_i f_{x_i}}_{\text{faulty output } f_x} \oplus \overline{x_i} \overline{f_{x_i}}$$

Say $x \rightarrow x_i$ stuck at 0. Then $f \oplus f_x = 1$

$$\begin{aligned} & \text{d.r. } x_i f_{x_i} \oplus \overline{x_i} \overline{f_{x_i}} \oplus f_{\overline{x_i}} = \\ & = x_i f_{x_i} \oplus \overline{x_i} \overline{f_{x_i}} \oplus (x_i \oplus \overline{x_i}) f_{\overline{x_i}} = x_i (f_{x_i} \oplus \overline{f_{x_i}}) \end{aligned}$$

* If no solution exists \Rightarrow redundant fault

We can remove the part of the circuit which leads to this redundant fault.




- . how to
 - ① Sens
 - ② Adjig
 - ③ Trav and
- e.g. if 3
inversi
if DI
 $\therefore a =$

④ For w

⑤ check

Exp
fault



how to find primary input algorithmically

→ ① Sensitize a fault

② Assign objective: $j = \text{val}$

③ Traverse a path to one of the inputs

and assign a value: val objective \oplus inversion parity

e.g. if 3 NAND/NOR/NOT gate between point S input, inversion parity = 1 & hence apply input: $\overline{\text{val}-\text{obj}}$
if 0/2/4.. gates, parity = 0 \Rightarrow input = $\text{val}-\text{obj}$

$\therefore a = 1$ since $1 \oplus 0 = 1$

objective

(Assign primary input the calculated value)

④ Check whether objective is satisfied.

Yes

Explore the output through
fault propagated to primary output

NO


go back to ④

In our case, set $b=1 \Rightarrow$ stuck at point is)

Now, to propagate it, i should also be 1

New objective: $i = 1$


But if we assign $d=0$, both primary outputs will be 0



flip T.P. latest value assigns d to variable & evaluate it again

If even after flipping, we can't ^{find} satisfy the objective, go down the stack & flip variables

\therefore if $d=1$ had failed:



Called PODEM algo

which path to choose?

→ That which is most controllable

Primary inputs are the most controllable: say $\text{value} = \min$
 $\text{controllability}(i) = \max(\text{ctrl}(i)) / \text{ctrl}(i)$

$$A = D^c \quad \begin{cases} C_0 A = 1, C_1 A = 1 \\ C_0 B = 1, C_1 B = 1 \end{cases} \quad \left. \begin{array}{l} \text{controllability} \\ \text{1 for all primaries} \end{array} \right\} \text{inputs}$$

for $C = 0$, Any one can be 0.

$$C_0 C = 1 + \min(C_0 A, C_0 B)$$

$\therefore C_0 C = 1 + \min(1, 1) \rightarrow I \text{ will take any of the path}$

$$C_1 C = 1 + C_1 A + C_1 B$$

+ since both should be 1 & hence
we need to ~~suppose~~ it gets tougher

for which
both for path should also leads to observable result:

$$A = D^c \quad O_C = 1 \quad (\text{since primary output})$$


$$O_A = 1 + O_C + C_1 B \rightarrow \text{because } B \text{ should supply exactly that value which makes } A \text{ observable}$$

$$O_B = 1 + O_C + C_1 A$$

we can also use observability of primary inputs to construct a RBDP (lower the number \Rightarrow higher above in the tree be so that size of tree is reduced)

Given Goto, don't care


3) SAT based: Replicate the circuit



while designing circuit, we must keep in mind:

- 1) Test generation is easy
- 2) # TV must be small
(Keep in mind that 1 TV can work for multiple faults) (so just reducing the no. of nets need not always work)

e.g.



| is TV for all 3 faults

$$\therefore f(x_1 x_2 \dots x_n) = x_i f_{x_i} \oplus \bar{x}_i f_{\bar{x}_i}$$

$$= f_{x_i} \oplus \bar{x}_i \frac{\partial f}{\partial x_i}$$

$$= x_i f_{x_i} \oplus (1 \oplus x_i) f_{\bar{x}_i}$$

$$= x_i f_{x_i} \oplus f_{\bar{x}_i} \oplus x_i f_{\bar{x}_i}$$

$$= f_{\bar{x}_i} \oplus x_i (f_{x_i} \oplus f_{\bar{x}_i})$$

$$= f_{\bar{x}_i} \oplus x_i \frac{\partial f}{\partial x_i} \quad - \text{positive Pauio expansion}$$

$$= f_{x_i} \oplus \bar{x}_i \frac{\partial f}{\partial x_i} \quad - \text{-ve}$$

Similarly expand for rem. variables

Once we have the expression in REED MULICK form, we need only $(n+1)$ test vectors

a ₁	a ₂	a ₃	a ₄	a ₅	a ₆	a ₇
00	00	01	11	10		
01	10	11	11	11		
11	11	11	11	11		
10	11	11	11	11		

$$\bar{a} b d \oplus a b c d$$

$$= (1 \oplus a) b d \oplus a b c d$$

$$= b d \oplus a b d \oplus a b c d \quad \checkmark$$

Only XOR & AND gates required


If testability is most important, we will design it in such a way.

Circuit is 100% testable

Le.
 Quadtiles


BDD is nearly 100% testable (since leaf nodes are static)

Q. 9.




can't have 0 when $x_2 = 1$

Instead:



depending on var, we can cover all cases.

Projecting on a plane: (EPSOP)




Solving g₁



Solving g₂



Then,



31/10/19

. Exact minimization is slow.


- . we can speed up the process by using some heuristics
 - gives minimal circuit (not the best)
 - very fast

No enumeration of PIs:

(1) Expansion: If we have \bar{abc} , we can expand it to \bar{ab} if \bar{abc} also exists. ∴ we try to expand the PI in all directions and whenever we hit a node which is not part of our SOP, we stop.

(2) Reduction: Break down the terms so that it can be accommodated in some other term.

break so that it can be accommodated in horizontal PI.



(3) Reshape: First reduce & then again expand.

(3) Irredundancy check: Single cube containment.
check if a PI is wholly contained in another
PI e.g. \bar{abc} in \bar{ab} and hence keeping \bar{ab} is redundant. Keeping \bar{ab} is enough.

- ESPRESSO, PRESO, MNF are some of the tools

~~of great value for finding DNF and CNF~~

* Unate function: if a variable occurs in ONLY one of the forms (complement or uncomplement)

e.g. $\bar{xy} + \bar{y}\bar{z}$, $a\bar{b} + \bar{b}c + \bar{c}\bar{d} + \bar{a}\bar{d}$

$$f(x_1, x_2, \dots, x_n) = x_i f_{x_i} + \bar{x}_i \bar{f}_{\bar{x}_i}$$

$$\begin{aligned} f &= (\bar{x}_i f_{x_i} + x_i \bar{f}_{\bar{x}_i}) = \bar{x}_i f_{x_i} \cdot x_i \bar{f}_{\bar{x}_i} \\ &= (\bar{x}_i + \bar{f}_{x_i}) \cdot (x_i + \bar{f}_{\bar{x}_i}) \\ &= x_i f_{x_i} + x_i \bar{f}_{\bar{x}_i} + \bar{f}_{x_i} \bar{f}_{\bar{x}_i} \end{aligned}$$

$$\therefore f = x_i f_{x_i} + \bar{x}_i \bar{f}_{\bar{x}_i} \quad (\text{consensus})$$

We can use recursion to find f_{x_i} and $\bar{f}_{\bar{x}_i}$

* Finding cofactors using positional representation:

$$f = ab + bc + \bar{a}$$

\downarrow

10 11 11	AND	<table border="1"> <tr> <td>01 01 11</td> </tr> <tr> <td>11 01 01</td> </tr> <tr> <td>10 11 11</td> </tr> </table>	01 01 11	11 01 01	10 11 11
01 01 11					
11 01 01					
10 11 11					

To find $f_{\bar{a}}$: we intersect it with $a = 0$

00	01	11	X
10	01	01	Y
10	11	11	

\rightarrow because $00 = \text{NULL}$

Thus have a

$f_{\bar{a}} \wedge f_a$ should be free of a

∴ we now take complement of $\bar{a} = 01\ 00\ 00$
Now take OR with remaining terms:

$$\begin{array}{r} 10\ 01\ 01 \\ 01\ 00\ 00 \\ \hline 11\ 01\ 01 \end{array}$$

$$\begin{array}{r} 10\ 11\ 11 \\ 01\ 00\ 00 \\ \hline 11\ 11\ 11 \end{array} \quad y \Rightarrow f_{\bar{a}} = 1$$

→ tautology

We OR with complement so that remaining bits do not get disturbed. Only the ones we want to eliminate will become 11, others will remain the same.
(This can be done wrt not just one literal but any general terms)

We can use this to check for containment
eg. $f = ab + \bar{a}c$. $f_{bc} = 1$ will can be proved
if whenever bc is contained in $ab + \bar{a}c$

* To decide order of variables for expansion, choose the term which has least overlap with

4/11/19

- Multilevel:
 $p = abt + b(c + e) = abt + bc + be$ common term
 $q = aet + e = ae + e$ common subexpression

We can save area by reusing common terms

- Extracting a common sub-expression is the challenge

challenging task

→ bid expression first or top-down after go down

- (1) Algorithmic methods (top down). (2) Rule-based (bottom up)

symbolic (bottom up) vs. iterative (top down) (bottom up)

Boolean Algebra vs. Linear Algebra (both are abstract)

- very computationally expensive
- fast but weaker

fast but weaker

fast but weaker

- Boolean substitution:

$$h = a + bcd + e \quad q = a + d$$

$$\therefore h = a + bq + e \quad \rightarrow (since \quad a + ab = a)$$

- Algebraic:

$$t = ka + kb + e \quad , \quad t = kg + e$$

$$\text{Because } q = a + b$$

$$q + c + nc \\ - nc$$

- Boolean properties
 - 1) Complement
 - 2) Symmetric distribution laws
 - 3) Don't care sets

Algebraic Division

- $f_{\text{dividend}} = f_{\text{divisor}} f_{\text{quotient}} + f_{\text{remainder}}$
- Support of divisor & quotient is disjoint i.e. no common variables

- e.g. $f_{\text{dividend}} = ac + ad + bc + bd + e$
- If divisor = $at + b$
 Then, $f_{\text{quotient}} = c + d + e$ $f_{\text{remainder}} = e$
 $\{a, b\} \cap \{c, d\} = \emptyset$ (no var. in quot. & divisor)
 $\{a, b\} \cap \{e\} = \emptyset$ (no var. in remainder & divisor)
- We can have same var. in quotient & divisor

* Algorithm: (for above expression)

$A = \{ac, ad, bc, bd, e\}$, $B = \{(a, b)\}$

cubes

Take first term in divisor

- ① $i=1$: $C_1^B = a$, $D = \{ac, ad\} \Rightarrow \text{quotient} = \{c, d\}$
- ② $i=2=n$: $C_2^B = b$, $D = \{bc, bd\} \Rightarrow \text{quotient} = \{c, d\}$

then, $\emptyset = \{c, d\} \cap \{c, d\} = \{c, d\}$
 $\therefore \text{Remainder} = \{e, y\}$, quotient $= c+d$, $f_{\text{rem.}} = e$

* Given f_{div} & f_j , f_i/f_j is empty when:

① f_j contains a variable not in f_i e.g. $f_i = a+b+c$, $f_j = bc$

② f_j contains a cube whose support is not contained in that of any cube of f_i


If any of the 2 conditions are met

③ f_j contains more terms than f_i e.g. $f_i = a+b+c$, $f_j = a+b+c+bc$

④ The count of any variable in f_j is higher than max length term in f_i e.g. $f_i = a+b+c+d$, $f_j = abc$

* Library: we can replace common circuits (like $a\bar{s} + b\bar{s}$ with mux) with known fixed/optimized implementations

Libraty	(cost)
$\Rightarrow D$ AND2	4
$\Rightarrow D$ OR2	4
$\Rightarrow D$ OA21	5



possibilities:

$$m_1 = \{v_1, \text{OR2}\}$$

$$m_2 = \{v_2, \text{AND2}\}$$

$$m_3 = \{v_3, \text{AND2}\}$$

$$m_4 = \{v_1, v_2, \text{OA21}\}$$

$$m_5 = \{v_1, v_3, \text{OA21}\}$$


① ③ ③ ⑤

m_1
 m_2
 m_3

m_5
 m_2
 m_5

m_1
 m_3
 m_5

12 10 13 13



We can use vertex covering

$$v_1 : m_1 + m_5 + m_f$$

$$v_2 : m_2 + m_4$$

$$v_3 : m_3 + m_f$$

But we can't directly use

SAT since m_4 cannot provide input to v_3

$\therefore m_2$ requires m_1 & m_3 requires m_1

\downarrow

$\overline{m_2} + m_1$

\downarrow


$\overline{m_3} + m_1$

$\therefore \text{overall: } (m_1+m_6+m_7)(m_2+m_6)(m_3+m_7)(m_4+m_5)(m_5+m_6+m_7)$,
 but all 1's is also a valid solution
 but useless!

→ Open up the expression & get SOP terms
 we can get cost by summing the costs of each
 implicant


* Partitioning & Floorplanning

PROC	MEM
DSP	...



Wafer is sliced so that
 a defect does not make
 entire wafer unusable

Interconnections between partitions should be minimized



represent circuit as a
 directed acyclic graph

\therefore we want to find K partitions of almost equal
 size so that cuts are minimum

Algo: Kernighan-Lin (KL)

Iteratively swap two nodes & see if gives a decrease in # cuts

$$D_a = -(\sum \text{internal edges} - \sum \text{external edges})$$

→ change in cut size by transferring node a from partition 1 to partition 2

$$g_{ab} = D_a + D_b - 2C_{ab}$$

↓
gain by swapping (a, b) → since edge between (a, b) is counted twice & gain won't change after swapping them

After swapping (a, b) , we need to update D 's
g values for remaining nodes


we do all swaps & check intermediate values of gain. wherever it was highest, we use those swaps only. If it's from left neighborhood, we swap it back with the right neighborhood.

~~* Clustering~~: (weights are the costs)

- Bottom-up process
- Nodes with a high cost are first collapsed into a super node

we stop whenever we hit the required no. of clusters

- This won't give equipartitions but we can impose a condition on the max. no of nodes in the supernode
- ~~* Floorplanning~~: After partitioning, we will fit all the modules which need to be implemented.
- ~~We need~~ It also includes the decisions required for finalizing the shape
 - Once we have the shapes:



\Rightarrow 2D - bin packing problem

Criteria used to measure quality of floorplan

1. maximize routability

2. minimize total length of wire


3. minimize delay of max length wire

or cooptimize : $\alpha A + (1-\alpha) L$

, use ILP on $(x_{ij}, y_{ij}) \rightarrow$ centres of rectangular modules
 (x_{i1}, y_{i1})

only constraint: modules should be non-overlapping

If Routing: horizontal & vertical rails



Lower layers are local connection


Top 2 are power & ground

Global routing: Determine 'approximate' regions

Detailed routing: Place exact wires

Picking the first net will determine all remaining decisions. \therefore net in the critical path should be shortest.

Grid:




Jud by
some other
modus

finding the path is the goal

we minimize the number of bends since
each bend will need a connection via a via

OR give appropriate weightage to # vias & # bends


- To connect nodes sit together (short)



use Kruskal's algorithm to find minimum spanning tree. Edges of this tree will

be the final wires to be laid

STci



Steiner
point

shorter (shorter total length)