





Extension of input common mode range:




$$V_{in, cm \text{ range}} \approx V_{DD}$$



Reference: Design of Analog CMOS Integrated Circuits-  
B. Razavi. Chapter 9

## Gain Boosting




$$G_m = g_{m1}$$

$$R_{out} = r_{o1} g_{m2} r_{o2} \cdot (A+1)$$


$$\text{Gain} = g_{m1} r_{o1} g_{m2} r_{o2} \cdot (A+1)$$

Reference: Klaas Bult  
JSSC – Dec 1990 pp.  
1379 : Gain Boosting  
with Fast Settling

## Implementation:




$$A = g_{m3} r_{o3} \frac{g_{m4} r_{o4}}{3}$$




## Slew Rate - Revisited

- large signal behavior Non-Linear
- fastest change in the node voltage.  
decided by  $\frac{I}{C} = \frac{dV}{dt}$

Consider single stage OTA




When  $V_{in}$  step is applied, When  $V_{in}$  applied,






Keep  $I_p = I_{ss}$  at least  
Else Slew rate limited to  $I_p/C_L$

## Two stage op-amps slew rate.



### the i/p step



$$\text{Slew rate} = \frac{I_{ss}}{C_c}$$

Node x virtual gnd due to gain of  $M_5$ .


$$\frac{dV_{out}}{dt} = \frac{I_{ss}}{C_c}$$

$$\begin{aligned} \text{Current thru. } C_c &= C_c \cdot \frac{dV_{out}}{dt} \\ &= \frac{C_L}{C_c} \cdot I_{ss} \end{aligned}$$

$M_5$  must support & stay in sat.

$$\left( I_{ss} + \frac{C_L}{C_c} I_{ss} + I_{oss} \right)$$

### ve i/p step



$$\frac{dV_{out}}{dt} = \frac{I_{ss}}{C_c} \quad (\text{slew rate})$$

$$\text{if } I_{oss} \geq I_{ss} + \frac{C_L}{C_c} I_{ss}$$

$$\begin{aligned} \text{Slew rate if } I_{oss} < I_{ss} \left( 1 + \frac{C_L}{C_c} \right) \\ &= \frac{(I_{oss} - I_{ss})}{C_c} \quad \underline{\underline{MS off}} \end{aligned}$$



How to increase slew rate?

→  $\uparrow I_T$  → Increase in Quiescent Power


→ Increase  $I_T$  only when large i/p voltage step applied.

→ Adaptively Biased opAMP.

JSSC - JUNE 82

REFERENCE: ADAPTIVE BIASING CMOS AMP - DEGRAUWE


Consider following current mirror based circuit




⇒ When  $I_1 = I_2 \rightarrow I_{outA} \approx 0$

When  $I_2 \gg I_1 \rightarrow I_{outA} = K(I_2 - I_1)$


$I_2 < I_1 \rightarrow$  off.  $I_{outA} = 0$  large current





## ★ Settling Time — Small-signal

Consider



## Excellent Reference

Considerations for fast Settling Amplifiers

Howard Yang, Allstar —

IEEE Tran. CAS March 90



(from Allshot Notes)

Consider Opamp with single pole response.  $a(s) = \frac{a_0}{(1 + \frac{s}{p_1})}$


$$A(s) = \frac{a(s)}{1 + a(s)} = \frac{a_0 p_1}{s + p_1(a_0 + 1)}$$

For unit step  $V_{in}(s) = \frac{1}{s}$

$$V_{out}(s) = A(s) V_{in}(s) = \frac{a_0}{a_0 + 1} \left[ \frac{1}{s} - \frac{1}{s + p_1(a_0 + 1)} \right]$$

Time domain  $\rightarrow \sim 1$

$$V_{out}(t) = \left[ \frac{a_0}{a_0 + 1} \right] \left[ u(t) - e^{-p_1(a_0 + 1)t} \right]$$



$\tau$  = small-signal settling time constant

$$= \frac{1}{p_1(a_0 + 1)} \approx \frac{1}{p_1 a_0} \approx \frac{1}{\omega_u} \leftarrow \text{GBW}$$

D (%)	$t_s = -\tau \ln D$	$f_u$	for 100 MHz operation.
1 (6.64 bits)	$4.61 \tau$	73.4 MHz	
0.01 (13.3 bits)	$9.21 \tau$	147 MHz	
0.001 (16.6 bits)	$11.51 \tau$	183 MHz	
0.0001 (20 bits)	$13.82 \tau$	220 MHz	

Example  $D = 0.01\%$   $20 \log(0.01/100)^{-1}$   
 $= 80 \text{ dB SNR}$   
 $\Rightarrow \frac{80}{6} \Rightarrow \underline{13.33 \text{ bits resolution}}$

$$t_s = -\tau \ln D = -\tau \ln(0.0001)$$

$$= 9.21 \tau.$$

we wish to settle in  $\frac{1}{100 \text{ MHz}}$  time = 10 ns.

$$t_{\text{settle}} = 10 \text{ ns} = 9.21 \tau.$$

$$\Rightarrow \tau = 1.0857 \text{ ns}.$$

$$f_u = \frac{1}{2\pi \tau} = \underline{146.6 \text{ MHz}}$$

Yang paper describes Minimum Settling Time as a function of Phase margin. for two pole system

Note Phase Margin depends on relative positioning of two poles.

$$Q(s) = \frac{a_0}{\left(1 + \frac{s}{p_1}\right) \left(1 + \frac{s}{p_2}\right)}$$

