



28 OCT 2019

## Parasitic Insensitive Switched-Capacitor Integrator



Lets figure out  $V_{out_2}(t)$  first.

@ Timepoint (A)




END OF  $\phi_2$

$$Q_{C1-} = -C_1 V_N(t-T)$$

$$Q_{C2-} = -C_2 V_{out_2}(t-T)$$

@ Timepoint (B)




END OF  $\phi_1$

$$Q_{C1-} = -C_1 V_P(t - \frac{T}{2})$$

$$Q_{C2-} = -C_2 V_{out_2}(t-T)$$

END OF  $\phi_2$  - charge redistribution

@ Timepoint (C)



$$Q_{C1-} = -C_1 V_N(t)$$

$$Q_{C2-} = -C_2 V_{out_2}(t)$$

From (B) to (C) - Charge conserved on capacitor plates connected to opAMP. -ve i/p

$$\overbrace{Q_{C1-} + Q_{C2-}}^{(B)} = \overbrace{Q_{C1-} + Q_{C2-}}^{(C)}$$

$$-C_1 V_p(t - \frac{T}{2}) - C_2 V_{out2}(t - T) = -C_1 V_N(t) - C_2 V_{out2}(t)$$

Div by  $-C_2$

$$\frac{C_1}{C_2} V_p(t - \frac{T}{2}) + V_{out2}(t - T) = \frac{C_1}{C_2} V_N(t) + V_{out2}(t)$$

Z - X form

$$\frac{C_1}{C_2} z^{-1/2} V_p(z) + z^{-1} V_{out2}(z) = \frac{C_1}{C_2} V_N(z) + V_{out2}(z)$$

$$V_{out2}(z) = \frac{\left(\frac{C_1}{C_2}\right) z^{-1/2}}{1 - z^{-1}} V_p(z) - \frac{\left(\frac{C_1}{C_2}\right)}{1 - z^{-1}} V_N(z)$$

(Half Delay)                      (Zero Delay)

$$V_{out1}(z) = z^{-1/2} V_{out2}(z)$$

$$V_{out1}(z) = \frac{\left(\frac{C_1}{C_2}\right) z^{-1}}{1 - z^{-1}} V_p(z) - \frac{\left(\frac{C_1}{C_2}\right) z^{-1/2}}{1 - z^{-1}} V_N(z)$$

(Unit Delay)                      (Half Delay)

$\left(\frac{C_1}{C_2}\right) \rightarrow$  Integrator constant

$\frac{1}{1 - z^{-1}} \rightarrow$  Integrator function

{ Both (+ve) & (-ve)  
i/p.s. achieved



Recap Integrator XF  $H(s) = -\frac{1}{sCR} = -\frac{\omega_0}{s}$

$|H(j\omega)| = \omega_0/\omega$   $\angle H(j\omega) = 90^\circ$

Lets compare with discrete-time integrators.

$z = e^{j\omega T}$

Zero delay  
Integrator

$$\frac{\left(\frac{G}{C_2}\right)}{1 - z^{-1}} = \frac{\left(\frac{G}{C_2}\right)}{1 - e^{-j\omega T}} \left( \frac{e^{j\omega T/2}}{e^{j\omega T/2}} \right)$$

$$\frac{\left(\frac{G}{C_2}\right)}{1 - z^{-1}} = \frac{\left(\frac{G}{C_2}\right) e^{j\omega T/2}}{e^{j\omega T/2} - e^{-j\omega T/2}}$$

$$= \frac{\left(\frac{G}{C_2}\right) e^{j\omega T/2}}{2j \sin\left(\frac{\omega T}{2}\right)} \cdot \left( \frac{e^{j\omega T}}{e^{j\omega T}} \right)$$

$$= \underbrace{\frac{1}{j\omega}}_{1/s} \cdot \underbrace{\left(\frac{C_1}{C_2 \cdot T}\right)}_{\omega_0 = f_s \left(\frac{C_1}{C_2}\right)} \cdot \underbrace{\frac{(\omega T/2)}{\sin(\omega T/2)}}_{\text{Magnitude Error}} \underbrace{e^{j\omega T/2}}_{\text{phase error}}$$

Similarly

One Delay  
Integrator  $= \frac{\left(\frac{G}{C_2}\right) z^{-1}}{1 - z^{-1}}$

$$= \underbrace{\frac{1}{j\omega}}_{1/s} \cdot \underbrace{\left(\frac{G}{C_2 T}\right)}_{\omega_0 = f_s \left(\frac{C_1}{C_2}\right)} \cdot \underbrace{\frac{(\omega T/2)}{\sin(\omega T/2)}}_{\text{Magnitude Error}} \underbrace{e^{-j\omega T/2}}_{\text{phase Error}}$$

$$\text{Half Delay Integrator} = \frac{\left(\frac{G_1}{G_2}\right) z^{-1/2}}{1 - z^{-1}}$$

$$= \frac{\left(\frac{G_1}{G_2}\right) e^{-j\omega T/2}}{1 - e^{-j\omega T}} = \frac{\left(\frac{G_1}{G_2}\right)}{e^{j\omega T/2} - e^{-j\omega T/2}}$$

$$= \frac{(G_1/G_2)}{2j \sin(\frac{\omega T}{2})} = \frac{\left(\frac{G_1}{G_2}\right) \omega T}{2j \omega T \sin(\frac{\omega T}{2})}$$

$$= \underbrace{\frac{1}{j\omega}}_{\frac{1}{s}} \cdot \underbrace{\left(\frac{G_1}{G_2 \cdot T}\right)}_{\omega_0 = f_s \left(\frac{G_1}{G_2}\right)} \cdot \underbrace{\frac{(\omega T/2)}{\sin(\frac{\omega T}{2})}}_{\text{Magnitude Error}}$$

NO PHASE ERROR!

Half-Delay Integrator — Lossless Discrete Integrator

Quality

$$Q \rightarrow \infty$$

[Since expression is imaginary]  
No real part.

Zero Delay

$$\frac{1}{1 - z^{-1}} = \frac{1}{1 - e^{-j\omega T}} = \frac{1}{(1 - \cos \omega T) + j \sin \omega T}$$

Quality

$$Q = \frac{\text{Imag}}{\text{Real}} = \frac{\sin \omega T}{1 - \cos \omega T} \quad (+ve) Q$$

One Delay

$$= \frac{z^{-1}}{1 - z^{-1}} = \frac{e^{-j\omega T}}{1 - e^{-j\omega T}} = \frac{1}{e^{j\omega T} - 1} = \frac{1}{(\cos \omega T - 1) + j \sin \omega T}$$

$$Q = \frac{\text{Imag}}{\text{Real}} = \frac{\sin \omega T}{\cos \omega T - 1} \quad (-ve) Q.$$

Reference

Design Tech. for MOS sc ladder filters.

G.M. Jacobs <sup>et al.</sup>  
CAS Dec 1978



$$\begin{aligned} \text{Magnitude Error} &= \frac{\left(\frac{\omega T}{2}\right)}{\sin\left(\frac{\omega T}{2}\right)} \\ &= \frac{\frac{2\pi f}{2 \cdot f_s}}{\sin\left(\frac{2\pi f}{2 \cdot f_s}\right)} = \frac{\pi f/f_s}{\sin\left(\pi f/f_s\right)} \quad f_s = \frac{1}{T} \text{ Sample rate} \end{aligned}$$

$f \rightarrow$  max freq of interest in  $\phi$  filter

$(f/f_s)^{-1}$	Mag Error
5	1.0689
10	1.0166
15	1.0073
20	1.004124
25	1.002637

← Better than  
cap matching error  
of 0.1%

S.C. Filter Design Example.

Design a Chebyshev filter to meet following requirements


\* 0.1dB ripple

\* 10MHz ripple BW

\* Stopband Atten. 40dB \* Stopband 60MHz

3rd order


RLC filter based on tables provided in lect 19




$$\omega_{\text{ripplebw}} = 1 \text{ rad/s} \quad \text{Desired } \omega_{\text{ripplebw}} = 2\pi \times 10 \text{ MHz} = 62.8 \text{ Mrad/s.}$$

$$C_3 = C_1 = \frac{1.0316 \text{ F}}{62.8 \text{ M}} = 16.4 \text{ nF}$$

$$L_2 = \frac{1.1474 \text{ H}}{62.8 \text{ M}} = 18.3 \text{ nH}$$



Signal Flow Graph



$$K_1 = \frac{1}{C_1}$$

$$K_2 = \frac{1}{L_2}$$

$$K_3 = \frac{1}{C_3}$$

$K_1, K_2, K_3$  integration vgf



Connecting to switched-cap integrators

\* 10MHz ripple BW  $\rightarrow$  200MHz =  $f_s$  (20x)

$$\boxed{\omega_0 = f_s \cdot \left(\frac{C_1}{C_2}\right)}$$

For integrator 1 & 3.

$$\omega_0 = f_s \left(\frac{C_1}{C_2}\right) = \frac{1}{16.4n}$$


$$\frac{C_2}{C_1} = f_s \times 16.4n = 200 \times 10^6 \times 16.4 \times 10^{-9}$$

$$\boxed{= 3.28}$$

For integrator 2

$$\omega_0 = f_s \left(\frac{C_1}{C_2}\right) = \frac{1}{18.3n}$$


$$\boxed{\frac{C_2}{C_1} = 3.66}$$



clocking — To avoid phase errors (from integrator)  
 → half delay from each integrator.  
 → One delay per loop of two integrators.  
 → LDI (Lossless Discrete Integrator) Clocking.




## LDI Clocking - ① Same Phase Clocking



- One clock period delay around the loop
- LDI clocking
- Opamp 1 & 2 both settle in  $\phi_2$   
— idling in phase  $\phi_1$
- series setting of two opamps - BW shrinkage effect

## ② Alternate Phase Clocking



opamp 1 settles during  $\phi_2$   
opamp 2 settles during  $\phi_1$

Total One delay  
around loop  
LDI Clocking