

Superscalar Design

Register Data Flow

Virendra Singh

Associate Professor

Computer **A**rchitecture and **D**ependable **S**ystems **L**ab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in


EE-739: Processor Design




Lecture 6 (29 Jan 2015)

CADSL

Impediments to High IPC




The Big Picture




Register Data Flow

Each ALU Instruction:



“Register Transfer”

INSTRUCTION EXECUTION MODEL



Need Availability of F_n (Structural Dependences)

Need Availability of R_j, R_k (True Data Dependences)

Need Availability of R_i (Anti-and output Dependences)



Causes of (Register) Storage Conflict

REGISTER RECYCLING


MAXIMIZE USE OF REGISTERS

MULTIPLE ASSIGNMENTS OF VALUES TO REGISTERS

OUT OF ORDER ISSUING AND COMPLETION


LOSE IMPLIED PRECEDENCE OF SEQUENTIAL CODE

LOSE 1-1 CORRESPONDENCE BETWEEN VALUES AND REGISTERS



Contribution to Register Recycling

COMPILER REGISTER ALLOCATION



Single Assignment, Symbolic Reg.

Map Symbolic Reg. to Physical Reg.
Maximize Reuse of Reg.

“Spill code”
(if not
enough
registers)

INSTRUCTION LOOPS

```
9 $34: mul $14, $7, 40
10      addu $15, $4, $14
11      mul $24, $9, 4
12      addu $25, $15, $24
13      lw $11, 0($25)
14      mul $12, $9, 40
15      addu $13, $5, $12
16      mul $14, $8, 4
17      addu $15, $13, $14
18      lw $24, 0($15)
19      mul $25, $11, $24
20      addu $10, $10, $25
21      addu $9, $9, 1
22      ble $9, 10, $34
```

A hand-drawn black oval highlights the instructions from line 9 to line 22. Arrows point from the text 'Single Assignment, Symbolic Reg.' and 'Map Symbolic Reg. to Physical Reg. Maximize Reuse of Reg.' to the highlighted instructions.

For (k=1;k<= 10; k++)
t += a [i] [k] * b [k] [j] ;

Reuse Same Set of Reg. in
Each Iteration

Overlapped Execution of
Different Iterations



Resolving Anti-Dependences

- -
 -
- (1) $R4 \leftarrow R3 + 1$
- (2) $R3 \leftarrow R5 + 1$
- Must Prevent (2) from completing before (1) is dispatched.

STALL DISPATCHING

DELAY DISPATCHING OF (2)

REQUIRE RECHECKING AND REACCESSING

COPY OPERAND

WAR
only

COPY NOT-YET-USED OPERAND TO PREVENT BEING
OVERWRITTEN

MUST USE TAG IF ACTUAL OPERAND NOT-YET-AVAILABLE

RENAME REGISTER

WAR
and
WAW


HARDWARE ALLOCATION

$R3 \leq \dots$
 $\leq R3$
 $R3' \leq \dots$
 $\leq R3'$



Resolving Output Dependences

(1) $R3 \leftarrow R3 \text{ op } R5$



(3) $R3 \leftarrow R5 + 1$

Must Prevent (3) from completing
before (1) completes.

STALL DISPATCHING/ISSUING

DENOTE OUTPUT DEPENDENCE

HOLD DISPATCHING UNTIL RESOLUTION OF DEPENDENCE

ALLOW DECODING OF SUBSEQUENT INSTRUCTIONS

RENAME REGISTER

HARDWARE ALLOCATION

$R3$	$\leq \dots$
	$\leq R3$
$R3'$	$\leq \dots$
	$\leq R3'$




Register Renaming

Register Renaming Resolves:

Anti-Dependences
Output Dependences

Architected
Registers

Physical
Registers



Design of Redundant Registers

Number:

One

Multiple

Allocation:

Fixed for Each Register

Pooled for all Registers

Location:

Attached to Register File
(Centralized)

Attached to functional units
(Distributed)



Register Renaming

ARF

Register
Specifie
r

Data	Busy	Tag
	1	

RRF

Data	Valid
	1

Operand




Register Data Flow Techniques

- Register Reuse and False dependencies
- Register Renaming
- True data dependencies and data flow limits
- Tomasulo's algorithm




Register Renaming



Register Renaming in the RIOS-I FPU

FPU Register Renaming



Simplified FPU Register Model

Incoming FPU instructions pass through a renaming table prior to decode

The 32 architectural registers are remapped to 40 physical registers


Physical register names are used within the FPU

Complex control logic maintains active register mapping




Resolving True Data Dependences

(1) $R2 \leftarrow R1 + 1$
.
.
.
(2) $R3 \leftarrow R2$
.
.
.
(3) $R4 \leftarrow R3$




STALL DISPATCHING
ADVANCE INSTRUCTIONS




- 1) Read register(s), get “IOU” if not ready
- 2) Advance to reservation station
- 3) Wait for “IOU” to show up
- 4) Execute

Embedded “Data Flow” Engine



Tomasulo's Algorithm [Tomasulo, 1967]



IBM 360/91 FPU

- **Multiple functional units (FU' s)**
 - Floating-point add
 - Floating-point multiply/divide
- **Three register files (pseudo reg-reg machine in floating-point unit)**
 - (4) floating-point registers (FLR)
 - (6) floating-point buffers (FLB)
 - (3) store data buffers (SDB)
- **Out of order instruction execution:**
 - After decode the instruction unit passes all floating point instructions (in order) to the floating-point operation stack (FLOS) [actually a queue, not a stack]
 - In the floating point unit, instructions are then further decoded and issued from the FLOS to the two FU' s
- **Variable operation latencies:**
 - Floating-point add: 2 cycles
 - Floating-point multiply: 3 cycles
 - Floating-point divide: 12 cycles
- **Goal: achieve concurrent execution of multiple floating-point instructions, in addition to achieving one instruction per cycle in instruction pipeline**



Dependence Mechanisms

Two Address IBM 360 Instruction Format:


$R1 \leftarrow R1 \text{ op } R2$

Major dependence mechanisms:

- **Structural (FU) dependence** = > virtual FU' s
 - Reservation stations
- **True dependence** = > pseudo operands + result forwarding
 - Register tags
 - Reservation stations
 - Common data bus (CDB)
- **Anti-dependence** = > operand copying
 - Reservation stations
- **Output dependence** = > register renaming + result forwarding
 - Register tags
 - Reservation stations
 - Common data bus (CDB)



IBM 360/91 FPU



Reservation Stations

- Used to collect operands or pseudo operands (tags).
- Associate more than one set of buffering registers (control, source, sink) with each FU, \Rightarrow virtual FU's.
- Add unit: three reservation stations
- Multiply/divide unit: two reservation stations

Tag	Sink	Tag	Source
0 implies valid data	Source value	0 implies valid data	Source value



Tomasulo's Algorithm

RS

Tag	Sink	Tag	Source
-----	------	-----	--------

FLR

Busy	Tag	Data
------	-----	------

SDB

Tag	Data
-----	------



Tomasulo' s Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 1: Dispatched instructions: w, x (in order)

RS		Tag	Sink	Tag	Source
w	1	0	6.0	0	7.8
	2				
	3				

Adder

RS		Tag	Sink	Tag	Source
x	4	0	6.0	1	-----
	5				

Mult/Div

FLR

	Busy	Tag	Data
0			6.0
2	yes	4	3.5
4	yes	1	10.0
8			7.8



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 2: Dispatched instructions: y, z (in order)

FLR

RS		Tag	Sink	Tag	Source
w	1	0	6.0	0	7.8
y	2	1	---	0	7.8
	3				

Adder

RS		Tag	Sink	Tag	Source
x	4	0	6.0	1	-----
z	5	2	---	4	---

Mult/Div

	Busy	Tag	Data
0			6.0
2	yes	4	3.5
4	yes	2	10.0
8	yes	5	7.8



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 3: Dispatched instructions:

RS		Tag	Sink	Tag	Source
y	2	0	13.8	0	7.8
	3				

Adder

RS		Tag	Sink	Tag	Source
x	4	0	6.0	0	13.8
z	5	2	---	4	---

Mult/Div

FLR

	Busy	Tag	Data
0			6.0
2	yes	4	3.5
4	yes	2	10.0
8	yes	5	7.8



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 4: Dispatched instructions:

RS Tag Sink Tag Source

y

2

	Tag	Sink	Tag	Source
2	0	13.8	0	7.8
3				

Adder

RS

x

4

	Tag	Sink	Tag	Source
4	0	6.0	0	13.8
5	2	---	4	---

Mult/Div

FLR

Busy Tag Data

0

2

4

8

	Busy	Tag	Data
0			6.0
2	yes	4	3.5
4	yes	2	10.0
8	yes	5	7.8



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 5: Dispatched instructions:

RS	Tag	Sink	Tag	Source
2				
3				

Adder

RS	Tag	Sink	Tag	Source
x	0	6.0	0	13.8
z	0	21.6	4	---

Mult/Div

FLR

	Busy	Tag	Data
0			6.0
2	yes	4	3.5
4			21.6
8	yes	5	7.8



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 6: Dispatched instructions:

RS	Tag	Sink	Tag	Source
2				
3				

Adder

RS	Tag	Sink	Tag	Source
4				
z 5	0	21.6	0	82.8

Mult/Div

FLR

	Busy	Tag	Data
0			6.0
2			82.8
4			21.6
8	yes	5	7.8



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 7: Dispatched instructions:

RS Tag Sink Tag Source

2				
3				

Adder

RS Tag Sink Tag Source

4				
z 5	0	21.6	0	82.8

Mult/Div

FLR

Busy Tag Data

0			6.0
2			82.8
4			21.6
8	yes	5	7.8



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 8: Dispatched instructions:

RS	Tag	Sink	Tag	Source
2				
3				

Adder

RS	Tag	Sink	Tag	Source
4				
z 5	0	21.6	0	82.8

Mult/Div

FLR

	Busy	Tag	Data
0			6.0
2			82.8
4			21.6
8	yes	5	7.8



Tomasulo's Algorithm

w: $R4 \leftarrow R0 + R8$

x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$

Cycle 9: Dispatched instructions:

RS Tag Sink Tag Source

2				
3				

Adder

RS Tag Sink Tag Source

4				
5				

Mult/Div

FLR

Busy Tag Data

0		6.0
2		82.8
4		21.6
8		1788.4





Data Dependency

w: $R4 \leftarrow R0 + R8$


x: $R2 \leftarrow R0 * R4$

y: $R4 \leftarrow R4 + R8$

z: $R8 \leftarrow R4 * R2$



Dynamic Execution Core




ROB:

- Managed as Queue
- Takeoff – Dispatch
- Landing Completion




Reservation Station



RS Entry

Reservation Station



Re-Order Buffer (ROB)

Busy	Issued	Finished	Inst. Address	Rename Reg	Spec.	valid
------	--------	----------	---------------	------------	-------	-------

Next entry to be
allocated (Tail
pointer)



Next instruction
to complete
(Head pointer)

B
I
F
IA
RR
S
V

0	0	0	1	1	1	1	1	1	1



Dynamic Instruction Scheduler



Thank You

