



Scanned with CamScanner


	Page No. Date
	Internet.
	- When new router added - topology automatically adjusts
-	Loss sonsitive to latericy :- X Circuit switched transmission Packet
	- Every piece of information must have sonder & receiver identity
	- 'Store and Forward' mechanism at every router.
_	Djikstra's Shortest Path Algorithm
	- Topologically can change dynamically because costs of each path change based on traffic.
	- Modifies routing table dynamically.
	- Receiver may not receive packets from sender in order
	`N.) /).
	In processors: Notwork-on-chip' - Packet size & One cache line (64 B or 128 B)
	- Time delay tolerance is much loss than time that actual Internal tolers to transfer data.
	- Topology does not change ever.
	- Unlike Internet, transmission will never fail - No hand-shaking /acknowledgements needed.
	- Unlike Internet, no need for encryption of data for security.
ndati	Companents: - Topology, Bouting, Flow Control.



	Page No. Dete
	Twen though a parket has several bytes, the immediate need of the core is very small - Packets are further divided into flow control units 'Flit's - Each flit :- 32 or 64 bits
	Every router needs to have a buffer for every interface Cross switch O(n2) n=no. of interfaces
	Cost depends on no. of total links, degree of every switch (interfaces at every is router) - Delay/latency depends on hop count along the shortest path - Worst delay - communication between endpoints of diameter
	Torus has higher cost than mesh in (i torus has degree of suntiches exactly 5 (4 neighboring nowhers + 1 care)) Torus has much lower digmeter length compared to mesh. in
	Path diversity - Several 'shortest paths' between two modes - Useful if one of the paths is instantaneously congested. - "Node disjoint" - No common node in shortest paths except sender and receiver - "Edge disjoint" - No common edge along shortest paths
District Control	

	Pege No. Date
	- Butterfly has exactly one path between ? & j & E No path diversity
	Bouting:
	To almost
	O Sonder tells entire p hop-path that the flit must travel beforehand. The must carry some overhead about path.
	(DOR) Traverse in L shape, first rows then columns
	D XX
****	- When we do this, path diversity is lost is - There will never be deadlocks or livelocks
	The state of the s
. 16	Stack in a loop Some data keeps ragning Ground on different poths [A] (D) This can happen if every
There 5 o	router takes intellependent oly (B) - C) clossions, which are based
one buffer of every interface	but cannot until B has sent its data to C
(2) Every router on the path makes independent decisions about next






	Solution: Use a & timesterns for each flit.	
	When timer expires, fift can only take XY or	
	1× DoR.	
	The second secon	
1192		
→	Packet Switching	
0	$\longrightarrow \mathbb{D}(\mathbb{R}_1) \longrightarrow \mathbb{D}(\mathbb{R}_2) \longrightarrow \mathbb{D}(\mathbb{R}_3) \longrightarrow$	
	128 byte padet bulfer	
	R, receives entire parted, wests for R's buffer to be empty,	
	then sends entire packet to R	
	2	
Rotter (2)	Virtual Cut Through (VCT)	
134.3	As soon as R receives first flit it will begin sending	
	## to R2 05 5000 as entire buffer of R2 is detected	
Santo.	to be empty	
Beller (3)	Warmhale Switching	
still.	As soon as R, receives a flit, it will beging sending to R2	
FA	as soon as buffer of R2 is detected to have enough empty	
E	space for one ful.	
	The state of the s	
	$- \longrightarrow [] (R_1) \longrightarrow [] (R_2) \longrightarrow [] (R_3)$	
	R	
	R, wools to send to R, and R, via R2	
	Because Ry has full buffer, Ry cannot send its packets	
	to Ry R's buffer also gets filled up	
	Fits mount for R, at R, will also not be able to	
	go to R2. (buffer at is a FIFO queue)	
	1 2 (Daller an 13 d Lit & Success)	

	Previous router must specify which of the virtual channel to
	add received packet to. Page No.
	Date
	2:1 V1 1 Cl 1-
	Solution: - Virtual Channels
- 10	
	Description of the second of t
	J. C. A. Coccot destruction
	R, has two different queves meant for different destination
	- VCs can also help us to solve dardlacks
2019	
>	Credit-based flow control.
•	Credit-based 100 Cultist
	RI R2
1.	When spar one flit leaves buffer of R2, it sends one
	'credit' to RI, indicating that RI can send another
	AA.
	No. of fits RI can transmit at any instant
	= No. of credits accumulated at RO
L.	··· III DI T T
	1 Higher Return Trip Time.
	(R2 needs to send many credits to R1)
	alite 1 4 Land 12 1 A 1 A 1 A
	the state of the s
- 11	

	Paga No. Deta
	On-Off flow control
	By transmits to R2 for as long as R2 is 'on'.
	When buffer at B, crosses some pu upper threshold, B, signals 'off' to R,. The first already on the way will be accommodated
	When buffer occupancy of at R2 draps below some lower
	throstold, R. signals 'or b R.
\rightarrow	Architecture of a Router Virtual Channel
	1 1
	TITI Cross TII
	Cross Switch
	日月
	* Received data must be sent to other - Virtual channel to forward to appropriate next couter.
	If more than one virtual channel wants to send its data to one virtual channel, Arbiter decides appropriate aider
	to one virtual channel, Arbiter decides appropriate and Robin)

	Page No.
	-> Stages within a router
	// Flit oraves
	1 Buffer Write
	@ Routing Logic
	3 Virtual Changel Allocation
	Achites
	5 Switching
	6 Transmission.
	- Frenz virtual channel
	- A table must maintain which virtual channel is wanting
	to send to which other virtual channel
	- Entry in table is made when header flit is received
	at that VC
	- The above stages through which a fit must pase
	can be pipelized
	- D and 2) can be run in parallel thus:
	- Bouting for flit after meighbour of correct
	router is made by current router.
	: Routing decision for firth received by R2 has
	already been made by RI
1 Issaud	- Shorter pipeline depth -> Higher throughput
-	The transfer to the second of
	- Routing decision of neighbour for just after
	encrent router could not have been made in
1.2.1.	parallel with buffer writing of that flit
	(connot be done for header fit)
THE RESERVE	

8/4	Page No. Detto
\rightarrow	MEMORY MANAGEMENT
	L1 cache: Private, most associative L2 Private/Shared L3 Shared Lost level cache.
*	When a block is evicted from higher level cache (L3), it must simultaneously from all lower caches (L1, L2)
	Inclusive cache: If data is present in lower cache, it must be present in higher caches. Non-inclusive need not
	A SOLUTION AND A SOLU
	IF core Cl and core C2 alternately demand some data and keep exacting each other's blacks from cache, IPC I Miss rate 1
	Streaming Data & Data that will only be used once - Wasteful if stored in cache. - Usually demand much higher access rate than normal data
•	We can use LRU on a per-set basis. - Difficult to implement.
	- Approximation :- FIFO but not MRU
	Implement using a circular queue Change head pointer appropriately. Head pointer points to to FI point
	64 32 48 16 MRU= [G]




	Page No. Date		
Ž ->	Look at application type and then assign no. of ways based on demand.		
_	Typically used for highest cache level.		
	** Rouse of data for applications mostly happens via LI and L2 caches. - Streaming data / data extrapplication which has mong cache misses mostly use 13 cache. Why is this bad?? - Consider two applications A and B sharing a and b ways of a black respectively (a+b = const = # of ways		
	- Utility of a = Increase in IPC if a ratt and b -> b - 1 - Similarly, utility of b		
	Consider LRU Address Toy Data Auxilliary Tag array		
	MRO > Counts per core basis		

		Page No.
		Count Whenever MRU is
	MRU HO	10 occessed, HO ++
	2nd MRU -> HI	15
	H ₂	20 When 2nd MRU 5
		accessed, HI++
	i	
-	7000a-1	and so an
-	1115	
1	LRU - HIS	1 - This table of counts is
	- Avenue	made per set per come.
		auld have been given and autould have bit 10 times
		45
A		1-1-0
		and so on,
9	N A	
162	Nom entrose 4	runs on C, and takes a ways
	A	C ₂ 16-q
	Elak	mum a & \$7
	11	b maxmize hit rate
1, 4	No.	o maximize hit rate
	Suppose a = 10	(sptimum) and 6 for A
io i	TO THE A	1 und o for Az
	A STATE OF THE STA	

	Page No.
-	then if A war or A want to fetch new data, one black of A will be exceed to bring beforce to the universe.
	Initially hardware starts with equal ways for both cares. If keeps track of count. If periodically calculates utility and determines optimum allocation of ways.
	- Very complex implementation, huge size
	Solution:
	D -1 marton count-table for every set.
	TF there are 1024 sets, maintain a table for any transform* 32 of those sets, which should theoretically be representative of all sets. Reduction by factor of 32/1024
to the state of	Reduction by factor of
*	Communist, Utilitarian and Capitalist partitioning policies
	Partition in a way Partition to increase Do not control. that all applications total throughput "Let partitioning receive equal marginal (IPC) of system happen naturally.
-	increase in IPC

	Page No.
	Cache Coberence Issues
<u>eq</u> -	All caches are private, memory is shared. Two cores are using same data and have fatched into cache. After one care updates that data (even if write-through policy). other care will read state data.
	Solution: - "Snooping Protocal" Whenever any care writes back to memory (write-through policy ather cares will shock if that black is in its cache
	O The other care(s) will invalidate that black from their cache Loods to cache miss 5
	(2) The other core (s) will write broadcasted block into their cache to receive new data. This sources the cache miss, but it might trappen that the other core(s) will have to continuously keep updating and updating their cache, if blocks are is being updated continuously



	Page No. Date
and the second	Each of the execution engines have a 'thread ID' 1=0 to 99999
4	IF we have 10000 instead of 100000 cares, we will have to fetch 10 times (~ 10 cycles instead of 1)
	The every such develop, there will be a base index, which will be updated. A (?) B(?) (?)
	Vectored application: Video, Beal time 3D rendering, al
eo	1024 x 768 image can be edited with one instruction in some cycle if ~800000 ALUs are present.
	GPU. Felch
	Decode
***	Most instructions are simple, integer type instruction.
	No complexities like instruction dependency checks, etc.
	To any and of the part -

	Page No. Delte
	Program:
	Parallelizable parts of code (that can be run on GPU) ~ Kernel'.
_	For image rendering, one-way flow graph: CPU -> GPU -> Display Memory -> Display.
-	Tor executing ternels, X One-way.
	- GPU tokes over from CPU for executing Kernels, and
	- CPU transfers *kernel code and data (A, B, C) &
	GPU bronsfers results back from GPU memory to CPU memory.
	- Such a GPU which facilitates bidirectional data transfer ~ GP-GPU? General Purpose GPU.
	- Different threads in beinel code con want to perform
	- Different tasks different tasks Thread divergence
	eg Helf threads wish to add } Connot be done Other half wents to subtract in parallel
	simultaneously on a GPU.

	Page No.
	Solutions
	Solution :- Sequentialize
	- First our ADD on all throads.
lansin.	Don't allow at threads of subtraction to make
	chance to memary
	Masking Pattern
	and the state of t
	- Repeat other way ground
	Group together all rest threads that want to add, and
2	Group together all last threads and subtract
	and the second of the second o
	- But now, data required for execution will not
	some from continuous blocks of memory
	(indices of acrosy)
	1,65 to 1
Carina	a morning (1960) go of which while wind and will all the
\longrightarrow	If there are 100 threads executing on a 400-thread
-	GPU, 300 throads are just wasting power
· (C)	the state of the s
<u> </u>	Divide GPU into smaller segments.
*	Path Followed by one thread ~ Stream?
-	OR OR
	Lane?
	P.T.O.
	And the second s

	More than one warp can be mapped into one SM. Page No. Deta
	Fetch Derode Decode
	"Streaming Multiprocessor"
•	There are many SMs, each having ~32 lanes - Group of 32 threads/lanes = 1 'Warp'
	We can execute at granularity of warps - When one worp is executing, other warps can chill and not dissipate power. Lancs Warp # 0-31 D
-/	32 -63 (2)
•	Threed black & Group of worps (say NO-W7) OR 'Cooperative Threed Array'
-	Dufferent worps run at dufferent speeds
	All threads within a worp must execute some instruction.
7	

