Superscalar Design

Register Data Flow

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay


http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

EE-739: Processor Design




Impediments to High IPC






The Big Picture






Register Data Flow

Each ALU Instruction:



"Register Transfer"

INSTRUCTION EXECUTION MODEL



Need Availability of Fn (Structural Dependences)

Need Availability of Rj, Rk (True Data Dependences)

Need Availability of Ri (Anti-and output Dependences)





Causes of (Register) Storage Conflict

REGISTER RECYCLING


MAXIMIZE USE OF REGISTERS

MULTIPLE ASSIGNMENTS OF VALUES TO REGISTERS

OUT OF ORDER ISSUING AND COMPLETION

LOSE IMPLIED PRECEDENCE OF SEQUENTIAL CODE

LOSE 1-1 CORRESPONDENCE BETWEEN VALUES AND REGISTERS





EE-739@IITB

Contribution to Register Recycling

COMPILER REGISTER ALLOCATION

"Spill code"
(if not
enough
registers)

CODE GENERATION

Single Assignment, Symbolic Reg.

REG. ALLOCATION

Map Symbolic Reg. to Physical Reg. Maximize Reuse of Reg.

INSTRUCTION LOOPS

For
$$(k=1;k \le 10; k++)$$

 $t += a [i] [k] * b [k] [j];$

Reuse Same Set of Reg. in Each Iteration

Overlapped Execution of Different Iterations

Resolving Anti-Dependences

: (1) R4 **◄** R3 + 1 Must Prevent (2) from completing before (1) is dispatched.

 $(1) \quad \mathbf{K4} \longrightarrow \mathbf{K3} + \mathbf{J}$

(2) R3 - R5 + 1

STALL DISPATCHING

DELAY DISPATCHING OF (2)

REQUIRE RECHECKING AND REACCESSING

COPY OPERAND

WAR only

COPY NOT-YET-USED OPERAND TO PREVENT BEING OVERWRITTEN

MUST USE TAG IF ACTUAL OPERAND NOT-YET-AVAILABLE

RENAME REGISTER

R3 <= ...


WAR HARDWARE ALLOCATION

<= R3'



WAW

Resolving Output Dependences



Must Prevent (3) from completing before (1) completes.

STALL DISPATCHING/ISSUING

DENOTE OUTPUT DEPENDENCE
HOLD DISPATCHING UNTIL RESOLUTION OF DEPENDENCE
ALLOW DECODING OF SUBSEQUENT INSTRUCTIONS

RENAME REGISTER

HARDWARE ALLOCATION






Register Renaming

Register Renaming Resolves:

Anti-Dependences Output Dependences

Architected Registers Physical Registers



Design of Redundant Registers

Number:

One

Multiple

Allocation:

Fixed for Each Register

Pooled for all Regsiters

Location:


Attached to Register File (Centralized)

Attached to functional units (Distributed)





Register Renaming






Register Data Flow Techniques

- Register Reuse and False dependencies
- Register Renaming
- True data dependencies and data flow limits
- Tomasulo's algorithm




Register Renaming





Register Renaming in the RIOS-I FPU



Incoming FPU instructions pass through a renaming table prior to decode


The 32 architectural registers are remapped to 40 physical registers


Physical register names are used within the FPU

Complex control logic maintains active register mapping



Resolving True Data Dependences






STALL DISPATCHING ADVANCE INSTRUCTIONS

- 1) Read register(s), get "IOU" if not ready
- 2) Advance to reservation station
- 3) Wait for "IOU" to show up
- 4) Execute




Embedded "Data Flow" Engine



15 CADSL

Tomasulo's Algorithm [Tomasulo, 1967]





IBM 360/91 FPU

Multiple functional units (FU's)

- Floating-point add
- Floating-point multiply/divide
- Three register files (pseudo reg-reg machine in floating-point unit)
 - (4) floating-point registers (FLR)
 - (6) floating-point buffers (FLB)
 - (3) store data buffers (SDB)
- Out of order instruction execution:
 - After decode the instruction unit passes all floating point instructions (in order) to the floating-point operation stack (FLOS) [actually a queue, not a stack]
 - In the floating point unit, instructions are then further decoded and issued from the FLOS to the two FU's
- Variable operation latencies:
 - Floating-point add: 2 cycles
 - Floating-point multiply: 3 cycles
 - Floating-point divide: 12 cycles
- Goal: achieve concurrent execution of multiple floating-point instructions, in addition to achieving one instruction per cycle in instruction pipeline





Dependence Mechanisms

Two Address IBM 360 Instruction Format:


R1 <-- R1 op R2

Major dependence mechanisms:

- Structural (FU) dependence = > virtual FU's
 - Reservation stations
- True dependence = > pseudo operands + result forwarding
 - Register tags
 - Reservation stations
 - Common data bus (CDB)
- Anti-dependence = > operand copying
 - Reservation stations
- Output dependence = > register renaming + result forwarding
 - Register tags
 - Reservation stations
 - Common data bus (CDB)



IBM 360/91 FPU







Reservation Stations

- Used to collect operands or pseudo operands (tags).
- Associate more than one set of buffering registers (control, source, sink) with each FU, = > virtual FU's.
- Add unit: three reservation stations
- Multiply/divide unit: two reservation stations

Tag	Sink	Tag	Source
•	Source value	0 implies valid data	Source value





FLR Busy Tag Data

SDB Tag Data





w:
$$R4 \leftarrow R0 + R8$$

Cycle 1: Dispatched instructions: w, x (in order)

RS		Tag	Sink	Tag	Source
W	1	0	6.0	0	7.8
	2				
	3				
			Α	dder	

RS		Tag	Sink	Tag	Sourc	е
X	4	0	6.0	1		
	5					
			Mul	t/Div		

FLR

0

2

4

8

E	Busy	Tag	Data
			6.0
	yes	4	3.5
	yes	1	10.0
			7.8



w: R4 \leftarrow R0 + R8

x: R2 ← R0 * R4

y: R4 ← R4 + R8

Cycle 2: Dispatched instructions: y, z (in order)

FLR

4

8

z: R8 ← R4 * R2

RS		Tag	Sink	Tag	S	ourc	е
W	1	0	6.0	0		7.8	
y	2	1		0		7.8	
	3						
	•		P	Adder			
RS		Tag	Sink	Tag	S	ourc	е
X	4	0	6.0	1			
Z	5	2		4	•		
			Mult	:/Div			

Busy	Tag	Data
		6.0
yes	4	3.5
yes	2	10.0
yes	5	7.8



w: R4 ← R0 + R8

x: R2 ← R0 * R4

y: R4 ← R4 + R8

z: R8 ← R4 * R2

Cycle 3: Dispatched instructions:

RS		Tag	Sink	Tag	Source
y	2	0	13.8	0	7.8
	3				
	l		Α	dder	

RS		Tag	Sink	Tag	Sourc	е
X	4	0	6.0	0	13.8	Í
Z	5	2		4		Ī
			Mul	t/Div		

E	Busy	Tag	Data
0			6.0
2	yes	4	3.5
4	yes	2	10.0
8	yes	5	7.8

25




w: R4 \leftarrow R0 + R8

x: R2 ← R0 * R4

y: R4 ← R4 + R8

z: R8 ← R4 * R2








w: R4 \leftarrow R0 + R8

x: R2 ← R0 * R4

 $y: R4 \leftarrow R4 + R8$

z: R8 ← R4 * R2





RS Tag Tag Source Sink 13.8 0 6.0 0 4 X 0 21.6 4 Ζ 5 Mult/Div

 Busy
 Tag
 Data

 6.0
 9es
 4
 3.5

 21.6
 7.8
 7.8

27

FLR

0

2

4




w: $R4 \leftarrow R0 + R8$

x: R2 ← R0 * R4

y: R4 ← R4 + R8

z: R8 ← R4 * R2





RS		Tag	Sink	Tag	Sourc	е
	4					
Z	5	0	21.6	0	82.8	
			Mul	t/Div		

	Busy	Tag	Data
0			6.0
2			82.8
4			21.6
8	yes	5	7.8

w: $R4 \leftarrow R0 + R8$

x: R2 ← R0 * R4

y: R4 ← R4 + R8

z: R8 ← R4 * R2



RS		Tag	Sink	Tag	Source
	2				
	3				
			А	dder	

RS		Tag	Sink	Tag	Sourc	e
	4					
Z	5	0	21.6	0	82.8	
			Mul	t/Div		J

	. –		
	Busy	Tag	Data
0			6.0
2			82.8
4			21.6
8	yes	5	7.8
'			


w: R4 \leftarrow R0 + R8


x: R2 ← R0 * R4

y: R4 ← R4 + R8

z: R8 ← R4 * R2







	Busy	Tag	Data
0			6.0
2			82.8
4			21.6
8	yes	5	7.8


w: $R4 \leftarrow R0 + R8$

x: R2 ← R0 * R4

y: R4 ← R4 + R8

z: R8 ← R4 * R2





	Tag	Sink	Tag	Source
4				
5				
		Mul	t/Div	

FLR

	Busy	Tag	Data
0			6.0
2			82.8
4			21.6
8			1788.4

RS


Data Dependency


w: $R4 \leftarrow R0 + R8$

x: R2 ← R0 * R4


y: $R4 \leftarrow R4 + R8$

z: R8 ← R4 * R2






Dynamic Execution Core






Reservation Station





Reservation Station







Re-Order Buffer (ROB)

Busy	Issued	Finished	Ins	st. Add	dress	Renar	me Re	g S	pec.	valid
Next entry to be allocated (Tail pointer)								Next insto com (Head p	•	
В	0	0	0	1	1	1	1	1	1	1
1										
F										
IA										
RR										
S										
V										



Dynamic Instruction Scheduler





Thank You



