	Page No.
	- '0 . 0 . 1
	- "Round Robin"
	Total 4 instructions each of T1, T2, then T3, T4,
	bo- chep
]	- The has power identification of independent instructions, but
7	is the fine
	PCIPG PG PCT PC2 PC4 PC6 PC8
	> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	+ +
	- Bacque each thread has PC at different locations that
	may map to some logition in LI/LZ/L3 coche, we have
	a huge problem of cade musec
	* All threads are staring the same cache hierarchy
	· No. 1 1 Com 1
1	Nood to increase associativity of Ll code
	- Because increasing associativity can increase
	Il cache
4	- Stage 1: Tog Metching
	Stage 2: Reading
10	
_	
,	Edine, execution
- 11/3	
	These multiple threads con share the entire back and
1	(decoder, scheduler, and of order reservation detrop, etc)
1	
	- If nothing else out-of-order engine must be shared


	Page No.
	Date
•	Sag feld oxidity
-	
_	Consider fetch width 4
	2 memory ports >> 2 instructions per thread.
	y and and the set and and
•	ARF must be different for different threads
	RRF can be shared.
	- Need to fetch operand from appropriate ARF.
	Tostructions need to trave a bag containing the
	thread to which they belong.
	- This tag must also be written in RoB entry, to
	know which ARE to write back to
	- Execution does not need thread ID tag.
Ⅵ.	RoB TI I70 Not yet complete
П	He don't retre T2 I50 Complete
	Because RoB & TI ITI NYC
	a queue ve T3 I20
	can only write T2 F51 NYC
<u> </u>	back in FIFO order in
	- If we retire I50 of T2, we will have to fill the
	hale by shifting all subsequent instructions one place
	- Too much power dissipated
	- 100 much power dissipated
9	Private RoB for each thread?
	- Salves FIFO issue
	- IF self-RoB is full, a thread connot use other's RoB
	- Space wasted
him	and the state of t
	P. T. O.

_	Like RoB, 5B can be private or stored.  For single-threaded program, single RoB  smuch better than private RoB.
•	Larger RoB, has following benefit.  - Larger RoB, has following benefit.  - If there are two hoods in RoB,  - first is fetching from memory (200 cycles)  second  - Loading can be done simultaneously  - Loading can be done simultaneously  if caches are non-blocking (total 200 cycles)  - Would have taken 240 cycles if both Loads  were not accommodated in the small RoB.
	Policies better than Round Robin for which through to
•	Beyond 5-6 threads
	to increase no of threads.  Fine-grain multithreading - Fetch instructions only from one
2 22	thread at a time -
•	Idea: Fetch instructions from the thread that is  progressing well (is not stuck at one instruction for long)
Branch Count	Idea 2:- Fetch from breads that do not have many autotanding branches  Tristructions of threads that have several outstanding branches are likely to be sustanding

	Page No. Date
•	Idea 3 - Fetch from poster thread that has fewest date
'Cache	cache misses at that instant
Miss	(subsequently setched instructions will depend on
Count `	the missed data and clay a our system)
ď	Idea 4 - Fetch from threads whose previous instruction
Instruction	
Pasition	
,	wast)
•	Idea 45 - Folch from the thread that has least no of
Tostructor	instructions currently in system.
Count	
	RR is still almost as good as all the above ideas.
	Intel, TBM use 2 active threads and RR faich policy
	Branch Predictors
	OF ARCH TO POLICIANS
	8 different BPs ? - Not aptimum.
_	Some branches are commanly taken for all threads of a
	program
	og - Fundan call' is always taken.
,	
	- We want the logening of each thread to influence
	other threads
<del>-</del>	But, depending on their data, different threads can behave
	differently at one branch


4	
	Paga Mo.
	Dom
	PHT. I I I THE
	PHTs can be shored. BHSB cannot
	- BMSB is private because we need to & back behavious
	of different threads differently.
	V
•	Return Address Stack has to be private
4	- II tracks requere of execution.
_	
a la company	
4	
-	
4	
<u> </u>	
# E	and the second s


	Page No.
18/3	SYMMETRICAL MULTIPROCESSOR (SMP)
	identica
_	Multiple processor - Fach processor shares executes a thread
	Stephen Drecores & Green
	- Need to communicate amongst them
	- Shared bus or othernet or token ring, etc
	- Very slow
	* SMP came before SMT
	- Managed by OS
	- 05 considers each thread as being executed on
	different processors
	eg - Dual core processor - Execute 4 threads
	at a time
	OS considers this to be 4 processors.
	3017,
<del>*</del>	Performance of SMT also depended on programmer's ability
	to identify independent threads
	Roducing area of thip to to 1/2 makes power density
* ,	approximately 1/2.
	$P = cv^2f$
	Year-on-year (before 2004) =- C> C/17
	)
	f > 1.Af
	$P \rightarrow P_2$
	After 2004: - Connot & V => Should not 1 f.
	Increase no of cores




1	Page No.  Date
	- LITTLE and by are completely independent processors  (not even basic components common)
	- Even LI coches are different (I & D cache)  because they are lightly coupled be processor.
	When switching between I-0 and 0-0-0, contents of  RF and LI caches must be copied to other RF and
	LI cachos
	- Takes ~ kilo cycles is low- for several fetches.
	and the second of the second o
>	Better: Dynamic Core - Single processor
	Fetch. Decoder Decoder T-0
	I-cache
	- Can switch even for shorter "low-IPC durations"  - We have to wait for current execution engine to completely
	drain out before resuming execution on other engine
I.a.	The state of the s
15	

	Data
	In multicore systems, it is easy to increase overall
<u>*</u>	In multicore systems, it is easy to increase performance of throughput but difficult to increase performance of
	throughput but difficult to increase
	single program.
	New York
<u> </u>	When single program is rupning on multiple cares, we need
	to show data a memory.
	- Need to communicate between processors.
	- Bus can only let two cores to communicate at a
1	time
	- Should all cache hierarchies be private?
	- When In spite of one care hoving modified a value
	in cadre (and written it back to the (common)
<u></u>	memory), other care can use state value from
1	its coche
	Data Coherency
1	- STEPPER CONTRACTOR OF THE PARTY OF THE PAR
	CONFIGURATION
	Resibilities:
	- All cores identical - Hamageneous Muticore
1	- Few & different surface
No Colonia	- Few & different - Heterogeneous Multicore?
	COLGE COURT OF THE
	- Dynamic Care?
~~	
1 Mary	- Acts as few by rares when Instruction-level
And the second	
	- several small Thread
	mreact
	The state of the second





	perf(x) & JZ  N small cares, each of IPC1 :- IPC=N Page No.  I by come made from those N ones - IPC man = J.M.
Dynamic	-> Send part is executed by combining all small ones
	$\Rightarrow Speedup = 1$ $1-p + p$ $perf(N) = N$
	Best speedup of all three possibilities,
	Homogeneous:-  - Easier to allosate threads, monage by O.S, etc.:  - Easier to allosate threads, monage by O.S, etc.:  - Easier to allosate threads, monage by O.S, etc.:  - Easier to allosate threads, monage by O.S, etc.:  - Easier to allosate threads, monage by O.S, etc.:  - Easier to allosate threads, monage by O.S, etc.:  - Easier to allosate threads, monage by O.S, etc.:  - Easier to allosate threads, monage by O.S, etc.:  - Easier to allosate threads, monage by O.S, etc.:  - Easier No performance benefit for serial code  - Easier No performance benefit for serial code  - Dynamic (tenhage) in idle cores  - Dynamic (tenhage) in idle cores
Hamo	W= fraction of power core consumes when idle (state)  Bynamic power & Plynamic + Pstate = 1  1 be > Lunt power  R bees - Runit power = 1-p (R(*)+(N-1)(WR))  Faergy = Time x Power = 1-p (R(*)+(N-1)(WR))
	(send)  Parf(R)  Friendly = P  (parollel)  perf(R) × N
	$F = F_s + F_p = (1-p)R(1+(\frac{N}{R}-1)W) + pR$ $Porf(R)$ $Porf(R)$
	Scanned by CamScanner



	Page No.
	D
	Power = Energy =
	Time 1-p + p  porf(R) N-R+porf(R)
	parts) N=15 + parts)
	Performance per walt = 1
	Performence per Toule = 1 x 1
Dinowic	perf(N)
	FP = P x N
	None o
	The same of the sa
	there is mortile in
	all the set out have the sent of the sent
	- A second state of the se
	and the same your