

EE 709 Assignment: Due on 14 February

Madhav P. Desai (EE 122C, x7423, madhav@ee.iitb.ac.in)

February 5, 2020

You are asked to design an 8-bit adder with inputs a_7, a_6, \dots, a_0 and b_7, b_6, \dots, b_0 and outputs s_7, s_6, \dots, s_0 which satisfy the following specification:

$$\begin{aligned} s_0 &= a_0 \oplus b_0 \\ c_0 &= a_0.b_0 \\ s_1 &= a_1 \oplus b_1 \oplus c_0 \\ c_1 &= a_1.b_1 + a_1.c_0 + b_1.c_0 \\ s_2 &= a_2 \oplus b_2 \oplus c_1 \\ c_1 &= a_2.b_2 + a_2.c_1 + b_2.c_1 \\ &\dots \\ s_7 &= a_7 \oplus b_7 \oplus c_6 \end{aligned}$$

- Design a carry lookahead adder implementation of this adder in which the carries are directly generated from the primary inputs.
- Verify, using the BDD package, that the implementation is equivalent to the specification.