


Sequential Circuits


A sequential circuit is a logical circuit, where the output depends on the present value of the input signal as well as the sequence of past inputs. While a combinational circuit is a function of present input only.

- * A sequential circuit is a combination of combinational circuit and a storage element.
- * The sequential circuits use current input variables and previous input variables which are stored and provides the data to the circuit on the next clock cycle.




Latch:

Latch is an electronic device, which changes its output immediately based on the applied input. It is used to store either 1 or 0 at any specified time. It consists of two inputs namely "SET" and RESET and two outputs, which are complement to each other.




The S-R (SET-RESET) Latch using NOR gate

A latch is a type of bistable logic device or multivibrator. An active HIGH input S-R latch is formed with two cross-coupled NOR gates. An active-low input S-R latch is formed with a cross-coupled NAND gates. Notice that the output of each gate is connected to an input of the opposite gate.



(a) active-HIGH input S-R latch



(b) active-low input S-R latch

Truth Table (a)

S	R	Q_0	Q_{0+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1·0
1	1	1	1·0

Case 1: $S=0, R=0$

$$Q_{0+1} = (\overline{R + \bar{Q}_0}) = (\overline{0 + \bar{Q}_0}) = \overline{0} \cdot \overline{\bar{Q}_0} = 1 \cdot \overline{\bar{Q}_0} = Q_0$$

$$\overline{Q_{0+1}} = (\overline{S + Q_0}) = (\overline{0 + Q_0}) = 1 \cdot \overline{Q_0} = \overline{Q_0}$$

Case 2: $S=0, R=1$

$$Q_{0+1} = (\overline{1 + \bar{Q}_0}) = 0 \cdot \bar{Q}_0 = 0$$

case 3. $S=0, R=0$

$$Q_{D+1} = (\overline{0 + \bar{Q}_D}) = 1 \cdot Q_D = Q_D$$

$$\bar{Q}_{D+1} = (\overline{1 + Q_D}) = 0 \cdot \bar{Q}_D = 0 //$$

case 4. $S=1, R=1$

$$Q_{D+1} = (\overline{1 + \bar{Q}_D}) = 0 \cdot \bar{Q}_D = 0 //$$

$$\bar{Q}_{D+1} = (\overline{1 + Q_D}) = 0 \cdot Q_D = 0 //$$

S	R	Q_D	Q_{D+1}
0	0	X	Present state / memory '100
0	1	X	RESET
1	0	X	SET
1	1	X	ID

Truth table (b)

\bar{S}	\bar{R}	Q_D	Q_{D+1}
0	0	X	ID
0	1	X	1
1	0	X	0
1	1	X	PS

case 1: $\bar{S}=0, \bar{R}=0$

$$Q_{D+1} = (\overline{\bar{S} + \bar{Q}_D}) = (\overline{0 + \bar{Q}_D}) = 1 + \bar{Q}_D = \bar{Q}_D // 1$$

$$\bar{Q}_{D+1} = (\overline{\bar{R} + Q_D}) = (\overline{0 + Q_D}) = 1 + Q_D = 1$$

case 2: $\bar{S}=0, \bar{R}=1$

$$Q_{D+1} = (\overline{0 + \bar{Q}_D}) = 1 + \bar{Q}_D = 1$$

case 3: $\bar{S}=1, \bar{R}=0$

$$Q_{D+1} = (\overline{1 \cdot \bar{Q}_D}) = 0 + \bar{Q}_D = \bar{Q}_D$$

$$\bar{Q}_{D+1} = (\overline{Q \cdot Q_D}) = 0 + \bar{Q}_D = \bar{Q}_D // 1$$

case 4: $S=1, R=1$

$$QD+1 = (\overline{1 \cdot QD}) = 0 + QD = QD$$

$$\overline{QD+1} = (\overline{1 \cdot QD}) = 0 + \overline{QD} = \overline{QD}$$

Edge Triggered Flip-Flops

- * Flip-flop is a circuit that maintains a state until directed by input to change the state. A basic flip-flop can be constructed using four-NAND or four-NOR gates.
- * The output changes state only at a specified point of the triggering input called the clock (CLK), which is designated as a control input, C.
- * An edge-triggered flip-flop changes state either at the +ve edge (rising edge) or at the -ve edge (falling edge) of the clock pulse and is sensitive to its inputs only at this transition of the clock.
- * Notice that each type can be either +ve edge-triggered (no bubble at C input) or -ve edge-triggered (bubble at C input).
- * The key to identifying an edge-triggered flip-flop by its logic symbol is the small triangle inside the block at the clock(C) input. This triangle is called the dynamic input indicator.


S-R flip-flop

The S & R inputs of the S-R flip-flop are called synchronous inputs bcz data on these inputs are transferred to the flip flop's output only on the triggering edge of the clock pulse.


- * When S is HIGH and R is LOW, the Q output goes HIGH on the triggering edge of the clock pulse, and the flip-flop is SET.
- * When S is LOW and R is HIGH, the Q output goes LOW on the triggering edge of the clock pulse, and the flip-flop is RESET.
- * When both S and R are LOW, the output does not change from its prior state.
- * When an invalid condition exists when both S and R are HIGH.

Logic symbol

dynamic input
indicator




The basic operation of a the edge-triggering flip-flop



INPUTS			OUTPUTS		Comments
S	R	CLK	Q	\bar{Q}	
0	0	X	Q0	$\bar{Q}0$	No change
0	1	↑	0	1	RESET
1	0	↑	1	0	SET
1	1	↑	?	?	Invalid


The operation and truth table for a -ve edge-triggered SR flip-flop are the same as those for a +ve edge-triggered device except that the falling edge of the clock pulse is the triggering edge.

2 Determine the Q & \bar{Q} output waveforms of the flip-flop for the S-R and CLK inputs. Assume that the +ve edge-triggering flip-flop is initially RESET



The edge-triggered D flip-flop

The D flip-flop is useful when a single data bit (1 or 0) is to be stored. The addition of an inverter to an SR flip-flop creates a basic D flip-flop.



A true edge triggered D flip-flop formed with an SR flip-flop and an inverter.

Notice that the flip-flop in figure has only one input, the D input, in addition to the CLK.

If there is a high on the D input when a clock pulse is applied, the flip-flop will set, and the high on the D input is stored by the flip-flop on the +ve-going edge of the clock pulse.

If there is a low on the D input when the clock pulse is applied, the flip-flop will reset, and the low on the D input is stored by the flip-flop on the leading edge of the clock pulse. In the SET state the flip-flop is storing a 1, and in the RESET state it is storing a 0.

Inputs		Outputs		Comments
D	CLK	Q	\bar{Q}	
1	\uparrow	1	0	SET
0	\uparrow	0	1	RESET

using SR flip-flop implementation using NAND gate,

case 1: D = 1, S = 0, R = 0


S = 0, R = 1

$$Q_{n+1} = (\overline{S} \cdot \overline{R}) = 1 \cdot 0 = 1 //$$

case 2: D = 0, S = 1, R = 0


$$Q_{n+1} = (1 \cdot \bar{Q}_n) = 0 + \bar{Q}_n = \bar{Q}_n,$$

$$\bar{Q}_{n+1} = (0 \cdot Q_n) = 1 + Q_n = 1,$$



The Edge-Trigged J-K Flip-flop

J-K flip-flop is widely used type of flip-flop. The functioning of the J-K flip-flop is identical to that of the S-R flip-flop in the SET, RESET, and no-change conditions of operation. The difference is that the J-K flip-flop has no invalid state as does the S-R flip-flop.



- * It differs from the S-R edge-triggered flip-flop in that the Q output is connected back to the input of gate G₃, and the \bar{Q} output is connected back to the input of gate G₁. The two control inputs are labeled J and K in honor of Jack Kilby, who invented the integrated

Circuit

A J-K flip-flop can also be of the -ve-edge-triggered type, in which case the clock input is inverted.

Truth table.

Inputs			Outputs		Comments
J	K	CLK	Q	\bar{Q}	
0	0	\uparrow	Q ₀	\bar{Q}_0	No change
0	1	\uparrow	0	1	RESET
1	0	\uparrow	1	0	SET
1	1	\uparrow	\bar{Q}_0	Q ₀	Toggle

\uparrow - CLOCK transition LOW to HIGH

Q₀ - output level prior to clock transition

Case 1

J=0, K=0, CLK=1,

In gate G₁,

Inputs are, J=0, ~~K=0~~, CLK=1, and \bar{Q}

We know that the output of a NAND gate is 1 when any one of the inputs is 0. ∴ output of G₁ gate is 1.

The output of G₃ gate are 1 and \bar{Q}

∴ output will be, Q₀ = $\overline{1 \cdot \bar{Q}} = 0 + Q = Q$

The output of G₄ gates are K=0, clock=1, & Q

The output of G₄ gate is 1.

The output of G₁₄ gate are 1 & Q, The output of

G₁₄ gate is,

$$\bar{Q}_0 = (\overline{1 \cdot Q}) = 0 + \bar{Q} = \bar{Q}$$

∴ If you apply a Low to both the J and K inputs, the

flipflop will stay in its present state when a clock pulse occurs.

case 2. $J = 0, K = 1$

Inputs of G_1 gate : $J = 0, CLK = 1$ and \bar{Q} .

$$\text{Output} = 1$$

Inputs of G_2 gate : $K = 1, CLK = 1 \in \bar{Q}$

$$\text{Output} = (1 \cdot 1 \cdot \bar{Q}) = 0 + 0 + \bar{Q} = \bar{Q}$$

G_{13} and G_{14} gate constitute a S-R latch using NAND gate. The output of SR latch is,

$$Q = \overline{1 \cdot \bar{Q}} = 0 + Q_0 = Q_0$$

$$\bar{Q} = \overline{Q_0 * \bar{Q}_0} = \bar{Q}_0 + Q_0 = 1$$

This will cause the latch portion of the flip-flop to change to the RESET state.

case 3. $J = 1, K = 0$

Inputs of G_1 gate : $J = 1, CLK = 1 \in \bar{Q}$

$$\text{Output} = (1 \cdot 1 \cdot \bar{Q}_0) = 0 + 0 + Q_0 = Q_0$$

Inputs of G_2 gate : $K = 0, CLK = 1 \in Q$

$$\text{Output} = 1$$

The output of S-R latch,

$$Q = (\overline{Q_0 * \bar{Q}_0}) = \bar{Q}_0 + Q_0 = 1$$

This will cause the latch portion of the flip-flop to change to the SET state.

case 4: $J = 1, K = 1$

Inputs of G_1 gate : $J = 1, CLK = 1 \in \bar{Q}$

$$\text{Output} = Q_0$$

Inputs of G_2 gate : $K = 1, CLK = 1 \in Q$

$$\text{Output} = (1 \cdot 1 \cdot Q_0) = 0 + 0 + \bar{Q}_0 = \bar{Q}_0$$


The output of the latch portion of the flip-flop,

$$Q = (\overline{Q_0 * \bar{Q}_0}) = \bar{Q}_0 + Q_0 = 1 \quad \text{depends upon the value}$$


of Q_0 & \bar{Q}_0 . If $Q_0 = 0$ then $\bar{Q}_0 = 1$, then the latch portion of the flip-flop changes to the RESET state.

If $Q_0 = 1$ then $\bar{Q}_0 = 0$, then the latch portion of the flip-flop changes to the SET state.

\therefore The J-K flip-flop has a toggle mode of operation when both J and K inputs are high. Toggle means that the Q output will change states on each active clock edge.




Timing diagram




of Q_0 & \bar{Q}_0 . If $Q_0 = 0$ then $\bar{Q}_0 = 1$, then the latch portion of the flip-flop changes to the RESET state.

If $Q_0 = 1$ then $\bar{Q}_0 = 0$, then the latch portion of the flip-flop changes to the SET state.

∴ The J-K flip-flop has a toggle mode of operation when both J and K inputs are high. Toggle means that the Q output will change states on each active clock edge.




Timing diagram



T flip-flop

The toggle flip-flop can be used as a basic digital element for storing one bit of information, as all toggle flip-flops have a single input and one or two complementary outputs of Q and \bar{Q} which change state on the positive edge (rising edge) or -ve edge (falling edge) of an input clock signal or pulse.

T flip-flop can be easily constructed by connecting together the J and K inputs of a basic JK flip-flop where the J input behaves like a set (S) command, and the K input behaves like a Reset (R) command.



Truth Table

T	Clk	Q	Q+1
0	↑	0	0
0	↑	1	1
1	↑	0	1
1	↑	1	0

Flip-Flop conversion

steps:

1. consider truth table for destination flip-flop and extend it as excitation table of source flip-flop
2. draw K-map for source flip-flop variables, it will provide expression for conversion.
3. draw the circuit according to K-map expressions.

Conversions

$$SR \rightarrow D \quad JK \rightarrow T \quad T \rightarrow D$$


$$SR \rightarrow JK \quad JK \rightarrow D \quad D \rightarrow T$$

$$SR \rightarrow T$$

SR flip-flop to JK flip-flop

- * J and K will be given as external outputs to S and R. As shown on the logic diagrams below, S and R will be the outputs of the combinational circuit.

- * The truth tables for the flip-flop conversion are given below. The present state is represented by Q and Q_{+1} as the next state to be obtained when the J and K inputs are applied.
- * For two inputs J and K , there will be eight possible combinations. For each combination of J , K and Q , the corresponding Q_{+1} states are found. Q_{+1} simply suggests the future values to be obtained by the JK flip flop after the value of Q . The table is then completed by writing the values of S and R required to get each Q_{+1} from the corresponding Q . i.e., the values of S and R that are required to change the state of the flip flop from Q to Q_{+1} are written.



Truth table of JK

J	K	Q	Q_{+1}
0	0	x	Q
0	1	x	0
1	0	x	1
1	1	x	\bar{Q}

Q	Q_{+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

Excitation Table of SR flip-flop

The excitation table of any flip-flop is drawn using its truth table.

Truth table of SR

S	R	Q	Q+1
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	ID
1	1	1	ID

For $Q=0, Q_1=0$

$S=0, R=0$

$S=0, R=1$

$Q=0, S=0, R=X$

$Q=0, Q_1=1 \quad Q=1, Q_1=0$

$S=1, R=0 \quad S=0, R=1$

$Q=1, Q_1=1$


$S=0, R=0$

$S=1, R=0$


Extended truth table of JK flip flop

J	K	Q	Q+1	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

K map for S



K map for R



Excitation table of JK flip flop

Truth table of JK flip-flop

J	K	Q	Q ₊₁
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Excitation table.

Q	Q ₊₁	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Excitation table of D flip flop.

Excitation table.

D	Q	Q ₊₁
0	0	0x
0	01	0
1	0	1x
1	1	1

Q	Q ₊₁	D
0	0	00
0	1	10
1	0	0
1	1	1

Excitation table of T flip-flop

Excitation table

T	Q	Q ₊₁
0	0	0
0	1	1
1	0	1
1	1	0

Q	Q ₊₁	T
0	0	0
0	1	1
1	0	1
1	1	0

JK to T flip-flop conversion.

Destination flip-flop \rightarrow T flip flop.

source flip-flop \rightarrow J-K flip-flop.

T	Q	Q+1
0	0	0
0	1	1
1	0	1
1	1	0

Q	Q+1	J	K
0	0	0	X
0	1	X	0
1	0	X	0
1	1	1	0

extended truth table of T flipflop

T	Q	Q+1	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

K map for J

K map for K

	q'	Q
T	X	
T	1	X

	q'	Q
T	X	
T	X	1

$$K = T$$

circuit diagram.

Applications of flip-flops

- * Counters
- * Frequency dividers
- * Shift Registers.
- * Storage Registers.
- * Bounce elimination switch
- * Data storage
- * Data transfer

* Latch

* Registers

* Memory

Counters.

Counter is a sequential circuit. A digital circuit which is used for counting pulses is known counter. Counter is the widest application of flip-flops. It is a group of flip-flops with a clock signal applied.


Counters are of two types.

- Asynchronous or ripple counters.
- Synchronous counters.

A 2-Bit Asynchronous Binary Counter

Asynchronous counter:

Asynchronous counters are those whose output is free from the clock signal. Because the flip-flops in asynchronous counters are supplied with different clock signals, there may be delay in producing output.




Notice that the clock (CLK) is applied to the clock input (c) of only the first flip-flop, FFO, which is always the least significant bit (LSB).

The second flip-flop, FF1, is triggered by the \bar{Q}_0 output of FFO. FFO changes state at the +ve-going edge of each clock pulse, but FF1 changes only when triggered

by a +ve-going transition of the \bar{Q}_0 output of FFO.
 Because of the inherent propagation delay time through a flip-flop, a transition of the input clock pulse (CLK) and a transition of the \bar{Q}_0 output of FFO can never occur at exactly the same time. ∴ the two flip-flops are never simultaneously triggered, so the counter operation is asynchronous.

The Timing Diagram

The following figure illustrates the changes in the state of the flip-flop outputs in response to the clock pulses. Both flip-flops are connected for toggle operation ($J=1, K=1$) and are assumed to be initially RESET (Q low).



- * The +ve-going edge of CLK1 (clock pulse 1) causes the Q_0 output of FFO to go HIGH. At the same time \bar{Q}_0 output goes low, but it has no effect on FFI because a +ve-going transition must occur to trigger the flip-flop. After the leading edge of CLK1, $Q_0=1$ and $Q_1=0$.
- * The +ve-going edge of CLK2 causes Q_0 to go LOW. Output \bar{Q}_0 goes HIGH and triggers FFI, causing Q_1 to go HIGH. After the leading edge of CLK2, $Q_0=0$ and $Q_1=1$.

The +ve-going edge of CLK₃ causes Q₀ to go HIGH again. Output Q₀ goes low and has no effect on FF1. Thus, after the leading edge of CLK₃, Q₀ = 1 and G₁ = 1.

The +ve-going edge of CLK₄ causes Q₀ to go LOW, while Q₀ goes HIGH and triggers FF1, causing G₁ to go LOW.

After the leading edge of CLK₄, Q₀ = 0 and G₁ = 0.

The counter has now recycled to its original state (both flip-flops are RESET).

Binary state sequence for the counter


Clock pulse	Q ₁	Q ₀
Initially	0	0
1	0	1
2	1	0
3	1	1
4	0	0

A 3-bit Asynchronous Binary counter.

State sequence for a 3-bit binary counter

Clock pulse	Q ₂	Q ₁	Q ₀
Initially	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8 (recycled)	0	0	0

Three-bit asynchronous binary counter and its timing diagram for one cycle.



Asynchronous decade counters


- * The no. of output states of counter is called "Modulus" or "MOD" of the counter. The maximum no. of states that a counter can have is 2^n , where n represents the no. of flip-flops used in counter.
- * Counters can be designed to have a no. of states in their sequence that is less than the maximum of 2^n . This type of sequence is called a truncated sequence.
- * One common modulus for counters with truncated sequences is ten (called MOD10). Counters with ten states in their sequence are called decade counters.

A decade counter with a count sequence of zero (0000) through nine (1001) is a BCD decade counter bcoz its ten state sequence produces the BCD code.


I/P	Q_2 (MSB)	Q_2	Q_1	Q_0 (LSB)	CLEAR
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
10	①	0	①	0	0

clear
-ve going transition
0 going to 1 command
reset command
clear ($+vcc = 1$)
 \rightarrow reset

10 decoder




Notice that only Q_1 and Q_3 are connected to the NAND gate inputs. This arrangement is an example of partial decoding, in which the two unique states ($Q_1=1$ and $Q_3=1$) are sufficient to decode the count of ten because none of the other states (zero through nine) have both Q_1 and Q_3 HIGH at the same time. When the counter goes onto count ten (1010), the decoding gate's output goes LOW and asynchronously resets all the flip-flops.




Notice that there is a glitch on the Q_1 wave form. The reason for this glitch is that Q_1 must first go HIGH before the count of ten can be decoded.

- 2 show how an asynchronous can be implemented having a modulus of twelve with a straight binary sequence from 0000 through 1011.

	Q_3	Q_2	Q_1	Q_0	Y_p	CLR	
0	0	0	0	0	0	1	10
0	0	0	1	1	1	1	20
0	0	1	0	2	1		30
0	0	1	1	3	1		40
0	1	0	0	4	1		50
0	1	0	1	5	1		60
0	1	1	0	6	1		70
0	1	1	1	7	1		80
1	0	0	1	8	1		90
1	0	1	0	10	1		100
1	0	1	1	11	1		110
0	0	0	12	0			120



- * observe that Q_0 and Q_1 both go to 0 anyway, both and Q_3 must be forced to 0 on the tenth clock.
- * The NAND gate partially decodes count twelve (1100), resets flip-flop 2 and flip-flop 3. Thus on the tenth clock pulse, the counter is forced to recycle from eleven to count zero.



UP-DOWN COUNTER

A counter which can count values either in the forward direction or reverse direction is called an 'up-down' counter or reversible counter.

3 bit Up/Down Ripple Counter


We have designed the up counters and down counters separately. But in practice both these modes are combined. A mod control input (M) is used to select either up or down.

mode. A combinational circuit is required below each pair of flip-flops.


$M=0 \rightarrow$ up counting
 $M=1 \rightarrow$ down counting

M	Q	\bar{Q}	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

K map for Y



$$\underline{\underline{M\bar{Q} + \bar{M}Q}} \quad (\text{clock for second and third flip-flop}).$$



Negative edge triggered flip flop

\bar{Q} is connected to CLK - down counting

Q is connected to CLK - up counting

positive edge triggered flip-flop

Q is connected to \bar{CLK} - down counting

\bar{Q} is connected to \bar{CLK} - up counting

1	0	1	0
1	1	1	0
0	0	0	1
1	1	0	1
0	0	1	1
1	1	1	1

V not quan 4

1 0 3

0 1 0 00

1 0 10

1 1 0 0

0 1 1 0

brain bao bao se n7 2015) RM + DM
Capit-917

Negative edge triggered flip flop

\bar{Q} is connected to ck - down counting

Q is connected to ck - up counting

Positive edge triggered flip-flop

Q is connected to $ck\&K$ - down counting


\bar{Q} is connected to $ck\&K$ - up counting

Synchronous counter

- * Synchronous counters are so called because the clock input of all the individual flip-flops within the counter are all clocked together at the same time by the same clock signal.
- * However, with the synchronous counter, the external clock signal is connected to the clock input of every individual ff within the counter so that all of the flip-flops are clocked together simultaneously at the same time giving a fixed time relationship. In other words, changes in the output occur in "synchronization" with the clock signal.
- * No propagation delay.

A 2-bit synchronous counter

The operation of this synchronous counter is as follows,



bit at a time

- * First assume that the counter is initially in the binary 0 state, i.e., both FF are RESET. When the triggering edge of the 1st F-F is applied, FFO will toggle and Q0 will therefore go HIGH. Inputs J1 and K1 are both LOW bcoz Q0, to which they are connected, so FFI remains in the present state i.e., Q1 = 0.
- * After CLK1, Q0=1 and Q1=0. When the leading edge of CLK2 occurs, FFO will toggle and Q0 will go LOW. Since FFI has a HIGH (Q0=1) on its J1 and K1 inputs at the triggering edge of this clock pulse, the F-F toggles and Q1 goes HIGH and Q0 goes LOW.

CLK	Q1	Q0
initially	0	0
1	0	1
2	1	0
3	1	1
4	0	0

3-bit syn

1 = 0101 + 11

3 bit synchronous counter.

To design 3 bit synchronous counter using JK ff, we require the excitation table of JK ff.

Excitation table of JK ff

Q_0	Q_1	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Truth table of 3 bit synchronous counter

Q_0	Q_1	Q_2	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	X	0	X	01	X
0	0	1	X	X	1	X	1	X
0	1	0	0	X	X	0	1	X
0	1	1	1	X	X	1	X	1
1	0	0	X	0	0	X	1	X
1	0	1	X	0	1	X	1	X
1	1	0	X	0	X	0	1	X
1	1	1	X	01	X	1	X	1
0	0	0						

hence MSB $\rightarrow Q_2$ and LSB $\rightarrow Q_0$

we have to draw the K map for J_0, K_0, J_1, K_1, J_2 and K_2 .
 J_0 and K_0 contains all the element is either 1 or X

$$\therefore J_0 = K_0 = 1$$

K map for J_1

$Q_1 Q_0$	0	1
00	1	1
01	X	X
10	X	X

$$J_1 = Q_0$$

K map for K_1

$Q_1 Q_0$	0	1
00	X	X
01	X	X
10	1	1

$$K_1 = Q_0$$

K map for J_2

$Q_1 Q_0$	0	1
00		X
01		X
10	1	X

$$J_2 = Q_1 Q_0$$

K map for K_2


$Q_1 Q_0$	00	01
00	X	
01	X	
10	(X)	1

$$K_2 = Q_1 Q_0$$

$$Q_{00} J_0 = K_0 = 1$$

$$J_1 = K_1 = Q_0$$

$$J_2 = K_2 = Q_1 Q_0$$



In the circuit diagram, J_0, K_0 inputs of first FF is set to HIGH and the J_1, K_1 inputs of 2nd FF is Q_0 and the J_2, K_2 inputs of 3rd flip flop (FF2) is $Q_1 Q_0$.

2.

0, 2, 4, 14, 6, Q₂, 2, 4, 6, 0

A


Excitation table of JK FF

Q	Q+1	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Q ₂	Q ₁	Q ₀	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀
0	0	0	0	x	1	x	0	x
0	1	0	1	x	x	1	0	x
1	0	0	x	0	1	x	0	x
1	1	0	x	1	x	1	0	x
0	0	0						


$$J_0 = 0, K_0 = 0$$

K map for J₁




$$J_1 = \overline{Q_2} \overline{Q_0}$$

K map for K₁




$$K_1 = \overline{Q_0}$$

K map for J₂



$$J_2 = Q_1 \overline{Q_0}$$

K map for K₂




$$K_2 = Q_1 Q_0$$

$$J_1 = K_1 = \overline{Q_0}$$

$$J_2 = K_2 = Q_1 \overline{Q_0}$$

$$J_0 = K_0 = 0$$



0, 2, 4, 6 vertex synchronous counter

Truth table.

Here we consider the invalid cases


Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	x	1	x	0	x
0	1	0	1	x	x	1	0	x
1	0	0	x	x	0	x	0	x
1	1	0	x	1	x	1	0	x
0	0	1	x	x	x	x	x	x
0	1	1	x	x	x	x	x	x
1	0	1	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

All $J_0 = 0$ (in K map, 20 groups)

All the values of K_0 is x :


$$K_0 = 1$$

K map for J_1



$$\bar{J}_1 = 1$$

K map for K_1



$$K_1 = 1$$

K map for J_2 , J_1 , J_0 inputs

	Q ₁	Q ₀	
Q ₂	0	0	X
Q ₁	0	0	1
Q ₀	0	1	X
	1	1	1


$$J_2 = Q_0 \bar{Q}_1 = K_2$$

$$J_0 = 0, K_0 = 1$$

$$J_1 = K_1 = 1$$

$$J_2 = K_2 = Q_1$$

Circuit



3-bit up/down synchronous counter

An up/down counter is one that is capable of progressing

in either direction through a certain sequence.

An up/down counter, sometimes called a bidirectional counter.

A 3-bit binary counter that advances upward through its sequence (0, 1, 2, 3, 4, 5, 6, 7) and then can be reversed so that it goes through the sequence.

in the opposite direction (7, 6, 5, 4, 3, 2, 1, 0)

- * In general, most up/down counters can be reversed at any point in their sequence. For instance, the 3-bit binary counter can be made to go through the following sequence.

0, 1, 2, 3, 4, 5, 4, 3, 2, 3, 4, 5, 6, 7, 6, 5, ...

truth table

M	Q ₂	Q ₁	Q ₀	Q ₂₁	Q ₁₁	Q ₀₁	J ₀	K ₀	Q ₁	K ₁	J ₀	K ₀
0	0	0	0	0	0	1	0	X	0	X	1	X
0	0	0	1	0	1	0	0	X	1	X	X	1
0	0	1	0	0	1	1	0	X	X	0	1	X
0	0	1	1	1	0	0	1	X	X	1	0X	1
0	1	0	0	1	0	1	X	0	0	X	1	X
0	1	0	1	1	1	0	X	0	1	X	X	1
0	1	1	0	1	1	1	X	0	X	0	1	X
0	1	1	1	0	0	0	X	1	X	1	X	1
1	0	0	0	1	1	1	1	X	1	X	1	X
1	0	0	1	0	0	0	0	X	0	X	X	1
1	0	1	0	0	0	1	0	X	X	1	1	X
1	0	1	1	0	1	0	0	X	X	0	X	1
1	1	0	0	0	1	1	X	1	1	X	1	X
1	1	0	1	1	0	0	X	0	0	X	X	1
1	1	1	0	1	0	1	X	0	X	0	X	1
1	1	1	1	1	1	0	X	0	X	0	X	1
1	1	1	1	1	1	1	0	X	0	X	0	X


M=0 → upcounting

M=1 → down counting


$$J_0 = K_0 = 1$$

k map for K₁

k map for J₁



$$J_1 = M\bar{Q}_0 + \bar{M}Q_0$$



$$K_1 = M\bar{Q}_0 + \bar{M}Q_0$$

K-map for \bar{J}_2 .

	00	01	11	10
00	0	0	1	0
01	X	X	X	X
11	X	X	X	X
10	1	0	0	0


$$\bar{J}_2 = M\bar{Q}_1\bar{Q}_0 + \bar{M}Q_1Q_0$$

$$K_2 = M\bar{Q}_1\bar{Q}_0 + \bar{M}Q_1Q_0$$

$$J_0 = K_0 = 1$$

$$J_1 = K_1 = M\bar{Q}_0 + \bar{M}Q_0$$

$$J_2 = K_2 = M\bar{Q}_1\bar{Q}_0 + \bar{M}Q_1Q_0$$



Decade synchronous counters.

Decade synchronous counter or Mod 10 synchronous counter can count upto 10 states (ie, from 0 to 9).

Thus 9 consists of 4 bits, we need 4 bits.

$$0M + 0M = 11$$

$$0M + 0M = 11$$

Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	J_3	K_3	J_2	K_2	J_1	K_1	J_0	K_0	
0	0	0	0	0	0	0	0	01	0	x	0	x	0	x	1	x
0	0	0	1	0	0	1	0	0	0	x	0	x	1	xx	1	
0	0	1	0	0	0	1	1	0	x	0	x	x	0	1	x	
0	0	1	1	0	1	0	0	0	x	1	xx	1	x	1		
0	1	0	0	0	1	0	1	0	x	x	0	0	x	1	x	
0	1	0	1	0	1	1	0	0	x	x	0	1	xx	1		
0	1	1	0	0	1	1	1	0	x	x	0	x	0	1	x	
0	1	1	1	1	0	0	0	1	x	x	1	x	1	x	1	
1	0	0	0	1	0	0	1	x	0	0	x	0	x	1	x	
1	0	0	1	0	0	0	0	x	1	0	x	0	x	x	1	
1	0	1	0	x	x	x	x	x	x	x	x	x	x	x	x	
1	0	1	1	x	x	x	x	x	x	x	x	x	x	x	x	
1	1	0	0	x	x	x	x	x	x	x	x	x	x	x	x	
1	1	0	1	x	x	x	x	x	x	x	x	x	x	x	x	
1	1	1	0	x	x	x	x	x	x	x	x	x	x	x	x	
1	1	1	1	x	x	x	x	x	x	x	x	x	x	x	x	

Kmap for J_1

Q_3	Q_2	Q_1	Q_0	J_1
00	0	1	1	x ₃
01	0	1	x ₄	x ₅
11	x ₁₂	x ₁₃	x ₁₅	x ₁₄
10	0	0	x	x
	8	9	11	10

$$J_1 = \overline{Q_3} Q_0$$

Q0 Kmap for K_1

Q_3	Q_2	Q_1	Q_0	K_1
00	x	x	1	0
01	x	x	1	0
11	x	x	x	x
10	x	x	x	x

$$K_1 = Q_0$$

K-map for J_2					
$Q_1 Q_0$		00	01	11	10
00	0	0	1	X ₃	0
01	X ₄	X ₅	X ₇	X ₆	
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄	
10	0	0	X ₁₁	X ₁₀	

K-map for J_2					
$Q_1 Q_0$		00	01	11	10
00	X ₀	X ₁	X ₃	X ₂	
01	0	0	1	0	0
11	X ₁₂	X ₁₃	X	X ₁₅	X ₁₄
10	X ₈	X ₉	X ₁₁	X ₁₀	

K-map for J_3					
$Q_1 Q_0$		00	01	11	10
00	0	0	0	X ₃	0
01	0	0	1	0	0
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄	
10	X ₈	X ₉	X ₁₁	X ₁₀	


K-map for K_3					
$Q_1 Q_0$		00	01	11	10
00	X ₀	X ₁	X ₃	X ₂	
01	X ₄	X ₅	X ₇	X ₆	
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄	
10	0	1	X ₁₁	X ₁₀	

$$J_0 = K_0 = 1$$

$$J_1 = \bar{Q}_3 Q_0 \quad K_1 = Q_0$$

$$J_2 = Q_1 Q_0 \quad K_2 = Q_1 Q_0$$

$$J_3 = Q_2 Q_1 Q_0 \quad K_3 = Q_0$$




Registers

A register is a digital circuit with two basic functions, data storage and data movement.

* the concept of storing a 1 or a 0 in a D ff.


1 is stored



Q \rightarrow T

when a 1 is on D,
Q becomes a 1 at
the triggering edge
of CLK or remains a
1 if already in the SET
state.

0 is stored



Q \rightarrow 0

when a 0 is on D, Q
becomes a 0 at the
triggering edge of CLK
or remains a 0 if already
in the RESET state.

Shift Register

* shift registers consist of arrangements of ffs and are used in applications involving the storage and transfer of data in a digital systems.

* If the register is capable of shifting bits either towards right hand side or towards LHS is known as shift register. An 'N' bit shift register contains 'N' ffs.

* shift registers are basically of 4 types. These are.

1. serial in serial out shift register.

2. serial in parallel out

3. parallel in serial out

4. Parallel in parallel out

* The storage capacity of a register is the total no. of bits (1s and 0s) of digital data it can retain.

* Each stage (ff) in a shift register represents one bit of


storage capacity. Therefore, the no. of stages and a register determines its storage capacity.

- * The shift capability of a register permits the movement of data from stage to stage within the register or into or out of the register upon application of clock pulse.

serial in/ serial out shift registers

The serial in/ serial out shift register accepts data serially, ^{i.e.} one bit at a time on a single line. It produces the stored information on its output also in serial form.

Figure shows a 4-bit device implemented with D ffs. With 4 ffs, this register can store up to 4 bits of data.



- * Figure illustrates entry of the 4 bits 1010 into the register, beginning with the right-most bit. The register is initially clear. The 0 is put onto the data input line, making $D=0$ for FF0. When the 1st clock pulse is applied, FF0 is reset, thus storing the 0.

- * Next the second bit, which is a 1, is applied to the data input, making $D=1$ for FF0 and $D=0$ for FF1 bcoz the D input of FF1 is connected to the Q_0 output. When the second clock pulse occurs, the 1 on the data input is shifted into FF0, causing FF0 to set, and the



0 that was on FFO is shifted into FF1.
 the third bit, a 0 is now put onto the data-input
 line, and a clock pulse is applied. The 0 is entered
 into FFO, the 1 stored on FFO is shifted onto FF1,
 and the 0 stored on FF1 is shifted onto FF2.
 The last bit, a 1, is now applied to the data
 input, and a clock pulse is applied. This time the
 1 is entered onto FF2, and the 0 is stored.
 00 FFO is shifted onto FF1, the 1 stored on FF1
 is shifted onto FF2, and the 0 stored on FF2
 is shifted onto FF3.

Truth table

CLK	Q0	Q1	Q2	Q3
0	0	0	0	0
1	0	0	0	0
2	1	0	0	0
3	0	1	0	0
4	1	0	1	0
5	0	1	00	01
6	0	0	1	0
7	0	0	0	1
8	0	0	0	0

After CLK 4, the 4-bit number is completely stored on register
 1st data bit
 2nd " "
 3rd " "
 4th " "

serial in parallel out (SIPo)
 The data is stored onto the register serially.
 It is retrieved from it in parallel-fashion.



Once the data are stored, each bit appears on respective output line, and all bits are available simultaneously, rather than on a bit-by-bit basis as with the serial output.

clk	Q ₀	Q ₁	Q ₂	Q ₃
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	0	1	1	0
4	1	0	1	1


Binary data 1011

Parallel in serial out shift registers

- * In parallel in serial out shift registers, the data is loaded onto the register in parallel form while it is retrieved from it serially.
- * Notice that there are four data input lines, D₀, D₁, D₂ and D₃, and a SHIFT/LOAD input, which allows

four bits of data to load in parallel onto the register when SHIFT/LOAD is low, gates G₁ through G₄ are enabled, allowing each data bit to be applied to the D input of its respective ff. when a clock pulse is applied, the ffs with D=1 will set and those with D=0 will reset thereby storing all 4 bits simultaneously.

when SHIFT/LOAD is high, gates G₁ through G₄ are disabled and gates G₅ through G₇ are enabled, allowing the data bits to shift right from one stage to the next. The OR gates allow either the normal shifting operation or the parallel data-entering operation, depending on which AND gates are enabled, by the level on the SHIFT/LOAD input. notice that FFO has a single AND to disable the parallel input D₀. It goes AND to disable the parallel input D₀. It goes NOT, require an AND/OR arrangement bcoz there



$$\text{Load} = D_0 = 1 \quad \text{Load} = 0 \quad \text{Load} = 0 \quad \text{Load} = 0 \\ \text{shift} = 1 \quad \text{shift} = 0 \quad \text{shift} = 0 \quad \text{shift} = 0 \\ \text{Q}_0 = 0 \quad \text{Q}_1 = 1 \quad \text{Q}_2 = 0 \quad \text{Q}_3 = 1 \\ \text{Q}_0 = 1 \quad \text{Q}_1 = 0 \quad \text{Q}_2 = 1 \quad \text{Q}_3 = 0 \\ \text{Q}_0 = 0 \quad \text{Q}_1 = 1 \quad \text{Q}_2 = 0 \quad \text{Q}_3 = 1 \\ \text{Q}_0 = 1 \quad \text{Q}_1 = 0 \quad \text{Q}_2 = 1 \quad \text{Q}_3 = 0$$


Data I/P: 0101

Index	clk	Q ₀	Q ₁	Q ₂	Q ₃
1	0	0	0	0	0
0	1	0	1	0	1
2	0	0	0	1	0
3	0	0	0	0	1
4	0	0	0	0	0

parallel in parallel out


parallel data is loaded simultaneously onto the register, and transferred together to their respective outputs by the same clock pulse.

Parallel data input D₀



Bi-directional shift registers.

A 4-bit bidirectional shift register is shown below.



A High on the RIGHT / LEFT control input allows data bits inside the register to be shifted to the right, and a Low enables data bits inside the register to be shifted to the left.

When the RIGHT / LEFT control input is HIGH, gates G1 through G4 are enabled, and the state of the Q output of each FF is passed through to the D input of the following FF.

When a clock pulse occurs, the data bits are shifted one place to the right. When the RIGHT / LEFT control input is LOW, gates G5 through G8 are enabled, and the Q output of each FF is passed through to the D input of the preceding FF. After a clock pulse occurs, the data bits are then shifted one place to the left.