# Computer Organization Project 2


四電機三甲 B10830009 陳俊嘉



# Part I: Single cycle processor with R-format instructions

#### Adder Module

Adder用來取得指向下一個Instruction的位址,在positive edge trigger 是為了長得跟PA說明中的下圖一樣,直接用assign功能也正常。因為功能簡單且直接跑top level的test bench也能看到其輸出,所以就不另外做單獨的test bench。



# Instruction Memory Module

```
26
27
28
29
        ^{\ast} Macro of size declaration of instruction memory
       * CAUTION: DONT MODIFY THE NAME AND VALUE.
        define INSTR_MEM_SIZE 128
                                       // Bytes
30
31
     * Declaration of Instruction Memory for this project.
33
        * CAUTION: DONT MODIFY THE NAME.
35
     □ module IM(
36
               // Outputs
37
               output wire [31:0]instr,
                // Inputs
               input [31:0]instr_addr
42
                * Declaration of instruction memory.
43
                * CAUTION: DONT MODIFY THE NAME AND SIZE.
44
45
               reg [7:0]InstrMem[0: INSTR_MEM_SIZE - 1];
               assign instr = {InstrMem[instr_addr], InstrMem[instr_addr + 1], InstrMem[instr_addr + 2], InstrMem[instr_addr + 3]};
      endmodule
```

Instruction Memory內儲存要執行的指令,以一個byte為單位,一次取四個byte (32bits),為Big Endian,第一個指到的byte會放在MSB。

## Instruction Memory test bench

```
// Setting timescale
                                                                                           initial
        timescale 10 ns / 1 ns
                                                                                           begin : Preprocess
                                                                                                  // Initialize inputs
                                                                                                  instr addr = 0;
       // Configuration
                                                                                                  // Initialize testbench files
        `define DELAY
                                                 // # * timescale
                                                                                                   $readmemh(`DATA_FILE, register);
       `define REGISTER_SIZE 8
                                        // bit width
        define MAX_REGISTER
                                128
                                         // index
                                                                                                   // Initialize internal register
        `define DATA_FILE
                                         "testbench/IM.dat"
                                                                                                   for (i = 0; i < `MAX_REGISTER; i = i + 1)</pre>
10
                                                                                                   begin
       // Declaration
                                                                                                          UUT.InstrMem[i] = register[i];
12
        define LOW
                                1'b0
        define HIGH
13
14
                                                                                                   # `DELAY;
15
     module tb_IM;
                                                                            53
                                                                            55
               // Inputs
                                                                                           begin : ClockGenerator
18
               reg [31:0]instr_addr;
                                                                            57
19
                                                                                                   clk <= ~clk;
                // Outputs
                                                                            59
               wire [31:0] instr;
                                                                            61
23
               // Clock
                                                                            62
                                                                                           begin : StimuliProcess
               reg clk = `LOW;
                                                                            63
                                                                                                   // Start testing
                                                                                                   for (i = 0; i < `MAX REGISTER; i = i + 4)
               // Testbench variables
27
               reg ['REGISTER SIZE-1:0] register [0:'MAX REGISTER-1];
                                                                                                          instr_addr = i[`REGISTER_SIZE-1:0];
                //integer output_file;
                integer i;
                                                                                                          @(clk); // Wait clock
                                                                            69
                                                                            70
                                                                                                   // Stop the simulation
                // Instantiate the Unit Under Test (UUT)
32
               IM UUT (
                                                                            71
                        // Inputs
33
                                                                                   endmodule
                        .instr_addr(instr_addr),
                        // Outputs
36
                        .instr(instr)
               );
```

# Instruction Memory Simulation

014ba00b 01aca80d 0232b025 01c0ba82 0260c082 ffffffff



0000000 00000004 00000008 00000000 00000010 00000014 00000018 00000016 00000020 00000024 00000026 00000026 00000034 00000034 00000038 00000038 00000006 0

# • Register File Module

```
29
      `define REG MEM SIZE
                                  32
                                           // Words
30
31
32
         * Declaration of Register File for this project.
         * CAUTION: DONT MODIFY THE NAME.
34
35
     module RF(
                // Outputs
36
37
                output wire[31:0]src_data,
                output wire[31:0]tar_data,
38
39
                // Inputs
40
                input [4:0]src_addr,
                input [4:0]tar addr,
41
                input [4:0]dst_addr,
42
43
                input [31:0]dst data,
                input clk,
45
                input reg_write
      -);
46
47
48
                 * Declaration of inner register.
49
50
                 * CAUTION: DONT MODIFY THE NAME AND SIZE.
51
                reg [31:0]R[0: REG_MEM_SIZE - 1];
52
53
                //assign value by register point by address
                assign src_data = R[src_addr];
assign tar_data = R[tar_addr];
54
55
56
57
                always@(negedge clk)begin
                         //write result to register addressed by dst_data
58
59
                         if (reg_write) begin
60
                                  R[dst addr] <= dst data;
61
62
                end
63
       endmodule
64
```

Register File 用來存取暫存器 的資料,在negative edge時判 斷信號reg\_write,若有訊號則 將資料存進address指向的暫 存器內。

# • Register File test bench

.tar\_data(tar\_data)


44

);

```
// Setting timescale
           timescale 10 ns / 1 ns
                                                                                                                    begin : Preprocess
// Initialize inputs
 4
         // Configuration
                                                                                                                            // Intifatize imputs
src_addr = 5'b0;
tar_addr = 5'b0;
reg_write = 'LOW;
dst_data = 32'h07070707;
dst_addr = 5'd3;
// Initialize testbench files
Greadmenh('DATA_FILE, register);
          define DELAY
         `define REGISTER_SIZE 32
                                                      // bit width
          define MAX_REGISTER
                                           32
                                                      // index
                                                                                                   54
55
56
57
58
60
61
62
63
64
65
66
67
71
72
73
74
75
77
78
                                                      "testbench/RF.dat"
          'define DATA FILE
                                                      "testbench/tb_RF.out"
         //`define OUTPUT FILE
10
         // Declaration
11
                                                                                                                            // Initialize internal register
for (i = 0; i < `MAX_REGISTER; i = i + 1)</pre>
          define LOW
                                           1'b0
                                                                                                                            begin
          `define HIGH
13
                                                                                                                                    UUT.R[i] = register[i];
14
15
       module tb RF;
                                                                                                                            # `DELAY:
                                                                                                                                             // Wait for global reset to finish
16
                     // Inputs
                     reg [4:0]src_addr, tar_addr, dst_addr;
                                                                                                                   begin : ClockGenerator
19
                     reg [31:0]dst_data;
20
                     reg reg_write;
21
22
                     // Outputs
23
                    wire [31:0] src_data, tar_data;
                                                                                                                   begin : StimuliProcess
24
                                                                                                                            // Start testing
for (i = 0; i < `MAX_REGISTER; i = i + 1)</pre>
25
                     // Clock
                    reg clk = `LOW;
26
                                                                                                                                     if(i == 10)begin
27
                                                                                                                                     reg_write <= `HIGH;
@(clk);
end else begin
28
                     // Testbench variables
29
                     reg ['REGISTER_SIZE-1:0] register [0:'MAX_REGISTER-1];
                                                                                                                                             reg_write <= `LOW;
30
                     //integer output_file;
31
                     integer i;
                                                                                                                                     src_addr = i[`REGISTER_SIZE-1:0];
tar_addr = `REGISTER_SIZE'd`MAX_REGISTER-1 - i[`REGISTER_SIZE-1:0];
                                                                                                                                     @(clk); // Wait clock
                     // Instantiate the Unit Under Test (UUT)
35
                                // Inputs
36
                                .src_addr(src_addr),
                                                                                                                            // Close output file for safety
37
                                .tar_addr(tar_addr),
38
                                .dst_addr(dst_addr),
39
                                .dst_data(dst_data),
                                                                                                        endmodule
40
                                .clk(clk),
41
                                .reg_write(reg_write),
42
                                // Outputs
43
                                .src data(src data),
```

## Register File Simulation

Source address 和target address—個由0開始往後數,一個由31開始往前數,在,預設destination address為3,原本數值由source address先指到,為7777777,之後將reg\_write打開一個clock,後來target address指到03時,成功讀取更改後的數值。



#### Control Module

```
module Control(OP, reg_write, ALU_OP);
           //outputs
3
           output reg [1:0]ALU OP;
4
          output reg reg_write;
5
           //inputs
6
           input [5:0]OP;
           always@(*)begin
8
9
              //if is R type -> set ALU OP = 10
10
               if(OP == 6'd0)begin
                  ALU OP <= 2'b10;
12
                   reg_write <= 1;
13
14
15
               else begin
                   ALU_OP <= 0;
16
                   reg_write <= 0;
17
18
19
20
      endmodule
```

Control module用來處理控制信號,判斷OP code,若判斷為000000的話,代表這個指令為R-type的指令,該指令最後會將答案存回暫存器,所以要打開reg\_write信號,並設ALU\_OP為10給ALU controller進行ALU function的信號處理。

因為沒有時序問題,又只有OP code要判斷,不容易出錯,因此沒有做test bench

## ALU Control Module

```
1
     module ALU_Control (
 2
            output reg [5:0]funct,
 3
            //inputs
 4
            input [5:0] funct_ctrl,
 5
            input [1:0]ALU_OP
 7
            always@(ALU OP or funct ctrl)begin
 8
                if (ALU_OP == 2'bl0)begin
 9
                     case (funct ctrl)
10
                          6'b001011: funct <= 6'b001001; //ADDU
                          6'b001101: funct <= 6'b001010; //SUBU
11
                         6'b100101: funct <= 6'b010010; //OR
6'b000010: funct <= 6'b100010; //SRL
12
13
14
                     endcase
15
                 end else begin
16
                     funct <= 0;
17
                end
18
            end
     endmodule
```

透過判斷ALU\_OP訊號來給 ALU function,若為10代表該指 令為R-type,則判斷Instruction 的最後6 bits來給ALU 對應的 function

#### ALU Control test bench

```
// Setting timescale
                                                               32
                                                                                initial begin
        timescale 10 ns / 1 ns
                                                                33
                                                                                         // Wait positive edge of clock signal
       `define sub
                                                                34
                                                                                        @(posedge clk);
        define add
                       6'b001011
                                                                35
 5
       `define orOP
                       6'b100101
                                                                36
                                                                                        // Reset UUT
       `define SRL
                       6'b000010
                                                                37
                                                                                        funct_ctrl <= 0;
    module tb_ALU_Control;
                                                                38
                                                                                        ALU_OP <= 0;
 8
                                                                39
 9
               // Inputs
                                                                40
                                                                                         //assign value to input sources
               reg [5:0]funct_ctrl;
10
                                                                                        @(posedge clk);
                                                                41
11
               reg [1:0]ALU_OP;
                                                                42
                                                                                        funct_ctrl <=
12
                                                                43
13
               // Outputs
                                                                44
14
               wire [5:0]funct;
                                                                                        ALU OP <= 2'b10;
                                                                45
15
                                                                46
16
17
               // Clock
                                                                                        //Wait 5ns, change inputs
                                                                47
               reg clk = 1'b0;
                                                                48
                                                                                        #5:
18
                                                                                        funct_ctrl <= `sub;
                                                                49
19
                // Instantiate the Unit Under Test (UUT)
                                                                50
                                                                                        //Wait 5ns, change inputs
20
               ALU_Control UUT(
                                                                51
                                                                                        #10:
21
                        .funct(funct),
                                                                52
                                                                                        funct_ctrl <= `orOP;
22
                        .funct_ctrl(funct_ctrl),
                                                                53
23
                        .ALU_OP(ALU_OP)
                                                                                        // Wait some time
24
                                                                                        #2;
25
                                                                56
26
               // Generate Clock
                                                                57
                                                                                        // Stop the simulation
27
                always
                                                                58
                                                                                        $stop();
28
               begin : ClockGenerator
                                                                59
                                                                                end
29
                        #1 clk <= ~clk;
                                                                60
                                                                       endmodule
```

## ALU Control Simulation



Function control判斷為10後, function輸出皆正常。

## ALU Module

```
module ALU (
 2
           //outputs
 3
           output reg [31:0]dst_data,
 4
           input [31:0]src_data,
 5
 6
           input [31:0]tar_data,
           input [4:0]shamt,
   -);
日日
 8
           input [5:0]funct
 9
10
           always@(*)begin
11
               case (funct)
12
                   //ADDU
13
                   6'b001001: dst_data <= src_data + tar_data;
14
                   //SUBU
15
                   6'b001010: dst_data <= src_data - tar_data;
16
                   //OR
                   6'b010010: dst_data <= src_data | tar_data;
17
18
                   //SRL
19
                   6'b100010: dst data <= src data >> shamt;
20
                   default:
                                dst data <= 32'd0;
21
               endcase
22
      endmodule
```


ALU收到由ALU Controller 傳來的function後,進行運 算後將結果傳至destination data中,再交由Register File 處存至相對應的位置。

在HW1與PA1中都有做過ALU,這次就不在做testbench

## R\_Format CPU

```
module R_FormatCPU(
                                                                                                       ALU ALU_Unit(
                 // Outputs
                                                                                                                //outputs
31
32
                 output
                                    [31:0] Addr_Out,
                                                                                                                 .dst_data(DST_DATA),
                 // Inputs
                                                                                      69
70
71
72
73
74
75
76
77
78
79
                                                                                                                 //inputs
                 input wire input wire
33
                                   [31:0] Addr_In,
                                                                                                                 .src_data(SRC_DATA),
34
                                                                                                                 .tar_data(TAR_DATA),
                                                                                                                 .shamt(INSTR[10:6]),
       -);
                 wire [31:0]INSTR, SRC_DATA, TAR_DATA, DST_DATA;
36
                                                                                                                 .funct(FUNCT)
                 wire [5:0] FUNCT;
38
39
                 wire [1:0]ALU OP;
                                                                                                       ALU_Control ALU_Control_Unit(
                 wire REG_WRITE;
                                                                                                                //outputs
40
41
42
                                                                                                                 .funct(FUNCT),
                 IM Instr Memory(
                                                                                                                 //inputs
                                                                                                                 .funct_ctrl(INSTR[5:0]),
43
                           .instr(INSTR).
                                                                                      80
81
                                                                                                                 .ALU_OP(ALU_OP)
                          // Inputs
45
                           .instr_addr(Addr_In)
                                                                                      82
                                                                                                       Adder ADDER (
                                                                                                                 //output
47
48
                 RF Register_File(
// Outputs
                                                                                      84
85
                                                                                                                 .addr_out(Addr_Out),
                                                                                                                 //input
                           .src_data(SRC_DATA),
                                                                                      86
87
                                                                                                                 .addr_in(Addr_In),
                          .tar_data(TAR_DATA),
// Inputs
                                                                                                                 .clk(clk)
                           .src_addr(INSTR[25:21]),
                                                                                               endmodule
                                                                                      89
53
                           .tar_addr(INSTR[20:16]),
54
55
                           .dst_addr(INSTR[15:11]),
                           .dst_data(DST_DATA),
                           .clk(clk),
                          .reg_write(REG_WRITE)
                 Control Control Unit(
59
                          //outputs
61
62
                           .ALU_OP(ALU_OP),
                           .reg_write(REG_WRITE),
                          //inputs
.OP(INSTR[31:26])
63
```

# • R\_Format CPU Simulation



# Part I: Single cycle processor with R-format and I-format instructions

※Instruction Memory、Adder、Register File、ALU 跟上個Part一樣


## Control Module

```
module Control(
                                                                            //store
                                                                            6'b010000:begin
           //outputs
           output reg [1:0]ALU OP,
                                                           47
                                                                                ALU OP <= 2'b00;
           output reg reg write,
                                                                                reg_write <= 0;
                                                           48
           output reg reg_dst,
                                                                                //reg dst <= 0;
                                                                                                      Don't care
                                                            49
           output reg ALU_src,
                                                           50
                                                                                ALU src <= 1;
           output reg mem_write,
                                                                                mem_write <= 1;</pre>
                                                                                mem_read <= 0;</pre>
           output reg mem read,
           output reg mem2reg,
                                                                                //mem2reg <= 0;
                                                                                                      Don't care
            //inputs
           input [5:0]OP
                                                                            //load
                                                                            6'b010001:begin
           always@(*)begin
13
                                                                                ALU_OP <= 2'b00;
     Ė
               case (OP)
                                                                                reg_write <= 1;</pre>
                                                           58
                //if is R type -> set ALU_OP = 10
                                                           59
                                                                                reg dst <= 0:
               6'd0:begin
                                                                                ALU_src <= 1;
                   ALU_OP <= 2'b10;
                                                            61
                                                                                mem write <= 0;
                    reg_write <= 1;
                                                            62
                                                                                mem_read <= 1;
                    reg_dst <= 1;
                                                                                mem2reg <= 1;
                   ALU_src <= 0;
20
                   mem_write <= 0;
                                                           65
                                                                            default:begin
                    mem_read <= 0;
                                                            66
                                                                                ALU OP <= 2'b00;
                                                           67
                                                                                reg_write <= 0;
                                                                                reg_dst <= 0;
               //ADD immediate
                                                                                ALU_src <= 0;
               6'b001100:begin
     Ė
                                                           70
                                                                                mem_write <= 0;
                   ALU_OP <= 2'b00;
                                                                                mem_read <= 0;
                    reg_write <= 1;
                                                            72
                                                                                mem2reg <= 0;
                    reg_dst <= 0;
30
                   ALU_src <= 1;
                                                                            endcase
31
                   mem_write <= 0;
                                                           75
                   mem read <= 0;
33
                   mem2reg <= 0;
                                                                   endmodule
                //SUB immediate
                6'b001101:begin
                   ALU_OP <= 2'b01;
reg_write <= 1;
38
                    reg_dst <= 0;
                    ALU_src <= 1;
                    mem_write <= 0;
                    mem_read <= 0;</pre>
                   mem2reg <= 0;
```

#### Control test bench

```
// Setting timescale
                                                                                                                   initial begin
// Wait positive edge of clock signal
          'timescale 10 ns / 1 ns
      module tb_Control;
                                                                                                                             @(posedge clk);
                    // Outputs
                                                                                               42
43
                                                                                                                              // Reset UUT
                    wire [1:0]ALU_OP;
                    wire reg_write;
                                                                                               44
45
46
47
48
49
50
51
52
53
54
55
                                                                                                                             //assign value to OP code
                    wire reg_dst;
wire ALU_src;
                                                                                                                             @(posedge clk);
OP <= 6'b001100;</pre>
                    wire mem_write;
                    wire mem read;
                                                                                                                              //assign value to OP code
                                                                                                                             @(posedge clk);
OP <= 6'b001101;</pre>
                    //inputs
                    reg [5:0]OP;
16
17
18
19
                                                                                                                             //assign value to OP code
                    // Clock
                                                                                                                             @(posedge clk);
OP <= 6'b010000;</pre>
                    reg clk = 1'b0;
                                                                                               56
57
58
59
                    // Instantiate the Unit Under Test (UUT)
                                                                                                                              //assign value to OP code
                    Control UUT (
                                                                                                                             @(posedge clk);
OP <= 6'b010001;
                              .ALU_OP(ALU_OP),
                               .reg_write(reg_write),
                                                                                               60
61
62
63
64
65
66
67
                               .reg_dst(reg_dst),
.ALU_src(ALU_src),
                                                                                                                              //assign undefined value to OP code
                                                                                                                             @(posedge clk);
OP <= 6'bllllll;</pre>
                               .mem_write(mem_write),
                               .mem_read(mem_read),
                               .mem2reg(mem2reg),
                                                                                                                             // Wait some time
                               .OP(OP)
                                                                                               68
69
70
71
                                                                                                                             // Stop the simulation
                    // Generate Clock
                                                                                                                             $stop();
33
                    always
                    begin : ClockGenerator
                               #1 clk <= ~clk;
                                                                                                       L
endmodule
```

## Control Simulation



各訊號都依OP code所對應的條件正常設定,沒有對應的OP code也依default condition將全部訊號設為零。

#### ALU Control Module

```
pmodule ALU_Control (
            output reg [5:0]funct,
3
            //inputs
            input [5:0] funct ctrl,
5
            input [1:0]ALU_OP
      );
     中
            always@(ALU_OP or funct_ctrl)begin
8
                //R type
                if(ALU_OP == 2'bl0)begin
     自
                     case (funct_ctrl)
                          6'b001011: funct <= 6'b001001; //ADDU
                          6'b001101: funct <= 6'b001010; //SUBU
                         6'b100101: funct <= 6'b010010; //OR
6'b000010: funct <= 6'b100010; //SRL
13
14
15
                     endcase
16
                end
                //I type that use ALU for add only
else if(ALU_OP == 2'b00)begin
18
     白
19
                     funct <= 6'b001001;
                //I type that use ALU for subtract only
                else if(ALU_OP == 2'b01)begin
     白
                     funct <= 6'b001010;
23
24
25
26
     白
                else begin
                     funct <= 0:
                end
            end
30
      endmodule
```

I-type instruction沒有function control的訊號,因為instruction後面16 bits都是immediate,所以由 controller判斷OP code後就由相對應的ALU\_OP給ALU其function。

## ALU Control test bench

```
// Setting timescale
        `timescale 10 ns / 1 ns
     module tb ALU Control;
               // Outputs
               wire [5:0]funct;
               reg [5:0]funct_ctrl;
               reg [1:0]ALU_OP;
12
               // Clock
13
               reg clk = 1'b0;
15
               // Instantiate the Unit Under Test (UUT)
               ALU_Control UUT (
                        .ALU OP (ALU OP),
17
18
                        .funct_ctrl(funct_ctrl),
19
                        .funct(funct)
20
               // Generate Clock
               always
24
               begin : ClockGenerator
                        #1 clk <= ~clk;
```

```
initial begin
                           // Wait positive edge of clock signal
                          @(posedge clk);
                          // Reset UUT
33
                          ALU OP <= 0:
                          funct_ctrl <= 0;</pre>
34
35
36
                           //assign value to ALU_OP code
                          @(posedge clk);
ALU_OP <= 2'b00;</pre>
39
40
                          //assign value to function control
41
                           @(posedge clk);
                          funct_ctrl <= 6'b101010;
43
44
                          //assign value to ALU_OP code
45
                           @(posedge clk);
                          ALU OP <= 2'b01;
46
47
48
                           //assign value to function control
                          @(posedge clk);
funct ctrl <= 6'b001101;</pre>
49
50
53
                          // Wait some time
55
56
                          // Stop the simulation
58
                 end
59
```

## ALU Control Simulation

/tb_ALU_Control/funct	001010	00100	1		(0010	10	
/tb_ALU_Control/funct_ctrl	001101	000000		(101010		(00110	1
/tb_ALU_Control/ALU_OP	01	00			(01		
/tb_ALU_Control/dk	0						

I-type的ALU\_OP對應的輸出正常,且不受funct\_ctrl訊號影響

# Data Memory Module


```
`define DATA_MEM_SIZE 128
        * Declaration of Data Memory for this project.
       * CAUTION: DONT MODIFY THE NAME.
     □ module DM(
               // Outputs
               output reg [31:0]read_data,
               // Inputs
39
               input [31:0]write_data,
40
               input [31:0]addr,
               input mem_read,
input mem_write,
41
42
               input clk
     F);
     占
                * Declaration of data memory.
               * CAUTION: DONT MODIFY THE NAME AND SIZE.
               reg [7:0]DataMem[0:`DATA_MEM_SIZE - 1];
51
               always@(posedge clk)begin
                       if (mem_read) begin
                               read_data <= {DataMem[addr], DataMem[addr+1], DataMem[addr+2], DataMem[addr+3]};
     中
                       else if (mem write) begin
                               {DataMem[addr], DataMem[addr+1], DataMem[addr+2], DataMem[addr+3]} <= write_data;
     endmodule
```


# Data Memory test bench

```
// Setting timescale
`timescale 10 ns / 1 ns
 // Configuration
                                             // # * timescale
  `define DELAY
  `define REGISTER_SIZE 8
`define MAX_REGISTER 128
                                    // bit width
                                    // index
"testbench/DM.dat"
  'define DATA FILE
  `define OUTPUT_FILE
                                     "testbench/tb_DM.out"
 // Declaration
                           1'b0
  'define LOW
  `define HIGH
module tb_DM;
          reg [31:0]write_data, addr;
          reg mem write, mem read;
          // Outputs
          wire [31:0] read_data;
          // Clock
          reg clk = `LOW;
          // Testbench variables
          reg [`REGISTER_SIZE-1:0] register [0:`MAX_REGISTER-1];
          integer output_file;
          integer i;
          // Instantiate the Unit Under Test (UUT)
          .read_data(read_data),
                  .write_data(write_data),
                   .addr (addr),
                    .mem_read(mem_read),
           .mem_write(mem_write),
          .clk(clk)
```

```
begin : Preprocess
                    // Initialize inputs
write_data = 32'h0000_001f;
           // Initialize internal register
for (i = 0; i < `MAX_REGISTER; i = i + 1)</pre>
                    begin
UUT.DataMem[i] = register[i];
                    #`DELAY; // Wait for global reset to finish
           always
begin : ClockGenerator
                    #`DELAY;
clk <= ~clk;</pre>
           always
begin : StimuliProcess
                    // Start testing
for (i = 0; i < `MAX_REGISTER; i = i + 4)
begin</pre>
                             if(i == 12)begin
    mem_write <= `HIGH;
    @(clk);</pre>
                             end else begin
                                       mem write <= `LOW;
                             addr = i[`REGISTER_SIZE-1:0];
@(clk); // Wait clock
           for(i = 0; i < `MAX_REGISTER; i = i + 1)begin
                register[i] = UUT.DataMem[i];
                               $fwrite(output_file, "%x\n", register[i]);
                    // Close output file for safety
$fclose(output_file);
                    // Stop the simulation
endmodule
```

## Data Memory Simulation





Data memory 會由testbench中的DM.DAT初始資料,預設原本全都是FF,預設要寫進的data是0000\_001f,而在address跑到12時打開mem\_write訊號一個clock後關掉,由左圖得知write功能正常。而在address指到20時將mem\_read訊號打開一個clock,輸出的read\_data訊號正常。

# Multiplexer & Sing Extension Module

```
module MUX5 (
                                                  module MUX32(
                                                                                                  module Sign_Extend(
               //Outputs
                                                            //Outputs
                                                                                                        //output
               output reg [4:0]data_out,
                                                            output reg [31:0]data_out,
                                                                                              3
                                                                                                        output reg [31:0]extend_out,
               //Inputs
                                                            //Inputs
                                                                                                        //input
5
               input [4:0]data0,
                                                            input [31:0]data0,
                                                                                             5
                                                                                                        input [15:0]immediate
6
               input [4:0]datal.
                                                            input [31:0]datal,
               input select
                                                            input select
                                                                                                  always @(*) begin if (immediate[
                                                   - ) :
    always @(*) begin
                                                                                                        if(immediate[15] == 0)begin
                                                 always @(*) begin
                                                                                                            extend_out <= {16'd0, immediate};</pre>
10
               if(select)begin
                                                            if (select) begin
11
                      data out <= datal;
                                            11
                                                                    data_out <= datal;
                                                                                                        else if(immediate[15] == 1)begin
                                                                                             12
12
               end else begin
                                                            end else begin
                                                                                                            extend_out <= {16'hFFFF, immediate};</pre>
                                                                                             13
                      data_out <= data0;
13
                                                                    data_out <= data0;</pre>
                                                                                                        end
                                                                                             14
                                                            end
                                                                                             15
                                             15
                                                    end
       endmodule
                                                   L endmodule
                                                                                                   endmodule
```

因為R-type跟I-type的destination address放在instruction的不同地方,所以需要一個5-bit的multiplexer以RegDst訊號決定輸入訊號。而32-bit的multiplexer會用在選擇ALU的輸入及destination data的輸入訊號,分別由ALUSrc及MemToReg做控制。

Sign Extension是因為immediate只有16 bits,而ALU是用來運算32 bits的,所以處理I-type指令時會用到Sign Extension。


# • I\_Format CPU

```
Control Controller (
                                                                                                                                                                                         DM Data_Memory(
       □ module
                    I FormatCPU(
30
                      _
// Outputs
                                                                                                                            //Outputs
.ALU_OP(ALU_OP),
                                                                                                                                                                                                     .read_data(DM_OUT),
                     output wire
                                            [31:01 Addr Out.
32
                      // Inputs
                                                                                            83
                                                                                                                             .reg_write(REG_WRITE),
.reg_dst(REG_DST),
                                                                                                                                                                                                    // Inputs
                                                                                                                                                                                                    .write_data(TAR_DATA),
.addr(ALU_OUT),
.mem_read(MEM_READ),
                                            [31:0] Addr_In,
33
                     input wire
34
35
36
37
38
                                                                                            85
                                                                                                                             .ALU_src(ALU_SRC),
.mem_write(MEM_WRITE),
         -);
                     wire [31:0]INSTR, SRC_DATA, TAR_DATA, DST_DATA;
wire [31:0]ALU_IN, ALU_OUT, IMM, DM_OUT;
wire [5:0]FUNCT;
                                                                                                                             .mem_read(MEM_READ),
                                                                                                                                                                   134
                                                                                                                                                                                                    .mem_write(MEM_WRITE),
                                                                                                                                                                                                     .clk(clk)
                                                                                                                             .mem2reg (MEM2REG),
                                                                                                                                                                   136
                     wire [4:0]DST_ADDR;
wire [1:0]ALU_OP;
wire REG_WRITE, REG_DST, ALU_SRC;
wire MEM_READ, MEM_WRITE, MEM2REG;
                                                                                                                                                                   138
139
140
                                                                                                                             .OP(INSTR[31:26])
                                                                                                                                                                                        MUX32 DST MUX(
39
40
                                                                                                                                                                                                   //outputs
.data_out(DST_DATA),
                                                                                                                 );
41
42
                                                                                           92
93
                                                                                                                                                                    141
                                                                                                                 ALU Control ALU Controller (
                                                                                                                                                                                                   .data0(ALU_OUT),
.data1(DM_OUT),
.select(MEM2REG)
                                                                                                                            //Output
.funct(FUNCT),
                     IM Instr Memory(
                                 // Outputs
.instr(INSTR),
45
46
                                                                                            96
97
                                                                                                                             //Inputs
                                                                                                                             .funct_ctrl(INSTR[5:0]),
                                                                                                                             .ALU_OP(ALU_OP)
                                 .instr_addr(Addr_In)
                                                                                            99
                                                                                                                 );
49
                                                                                           100
                     Adder Address Adder(
                                                                                           101
102
                                                                                                                 Sign_Extend Sign_Extend_Unit(
                                 //output
                                                                                                                            //output
                                 .addr_out (Addr_Out),
52
53
                                                                                           103
                                                                                                                             extend_out(IMM),
                                                                                           104
                                 .addr_in(Addr_In),
                                                                                                                             .immediate(INSTR[15:0])
                                 .clk(clk)
                                                                                           106
                                                                                                                 );
                                                                                                                 MUX32 ALU MUX(
                     MUX5 DST_Addr_MUX(
                                                                                           109
                                                                                                                            //outputs
                                 //outputs
                                                                                           110
                                                                                                                             .data_out(ALU_IN),
60
61
                                  .data_out(DST_ADDR),
                                                                                           112
113
114
                                                                                                                             .data0 (TAR_DATA),
                                 .data0(INSTR[20:16]),
                                                                                                                             .datal(IMM)
63
                                 .datal(INSTR[15:11]),
                                                                                                                             .select(ALU_SRC)
64
65
                                 .select(REG_DST)
                                                                                                                 );
                                                                                           117
118
                                                                                                                 ALU ALU_Unit(
                     RF Register_File(
// Outputs
                                                                                                                            //output
                                                                                           119
                                                                                                                             .data_out(ALU_OUT),
                                 .src_data(SRC_DATA),
.tar_data(TAR_DATA),
69
70
                                                                                           120
                                                                                                                            //inputs
                                                                                                                            .src_data(SRC_DATA),
.tar_data(ALU_IN),
                                                                                           121
                                 // Inputs
.src_addr(INSTR[25:21]),
                                 .tar_addr(INSTR[20:16]),
.dst_addr(DST_ADDR),
                                                                                                                             .funct(FUNCT)
                                 .dst_data(DST_DATA),
.reg_write(REG_WRITE),
                                 .clk(clk)
```

■ RF - 記!

∅ \*DM - 記事本





Hexadecimal	Binary	Meaning
3158000A	001100_01010_11000_0000000000001010	\$R24 = \$R10 + 10
35590009	001101_01010_11001_0000000000001001	\$R25 = \$R10 - 9
41980003	010000_01100_11000_0000000000000011	Mem[\$R12 + 3] = \$R24
459A0003	010001_01100_11010_0000000000000011	R26 = Mem[R12 + 3]
315B000A	001100_01010_11011_0000000000001010	\$R27 = \$R10 + 10

# Part III: Single cycle processor with branch and jump instructions

※Instruction Memory、Register File、MUX、Sign extension、ALU Control、DM 跟上個Part一樣

#### Adder Module

```
module Adder (data1, data2, data_out);

output [31:0]data_out;
input [31:0]data1, data2;

assign data_out = data1 + data2;
endmodule
```

跟前面兩個part不同的是前面的adder只有一個輸入,因為只會固定 指向下一個指令,所以adder只要將輸入加四就好。但在這個part也 會將adder用來加branch的位移,所以在這邊把原本的adder改成吃兩 個輸入。


#### Control Module

```
⊞ module Control(
                                                                                                       //store
6'b010000:begin
ALU_OP <= 2'b00;
                //outputs
                output reg [1:0]ALU OP,
                                                                                                             reg_write <= 0;
//reg_dst <= 0;
                output reg reg write,
                                                                                                                                        Don't care
                output reg reg_dst,
output reg ALU_src,
                                                                                                            ALU src <= 1;
                                                                                                            mem_write <= 1;
mem_read <= 0;
                output reg mem_write,
                                                                                                      inem_read <= 0;
//mem2reg <= 0;
branch <= 0;
jump <= 0;
end</pre>
                output reg mem_read,
                                                                                                                                        Don't care
                output reg mem2reg,
                output reg branch,
                                                                                  63
64
65
                output reg jump,
                //inputs
                                                                                                       //load
                input [5:0]OP
                                                                                                       6'b010001:begin
ALU_OP <= 2'b00;
         1:
      4
                                                                                                            reg_write <= 1;
reg_dst <= 0;
ALU_src <= 1;
                      //if is R type -> set ALU_OP = 10
                                                                                                            mem_write <= 0;
mem_read <= 1;</pre>
                            ALU_OP <= 2'b10;
                                                                                                             mem2reg <= 1;
                            reg write <= 1;
                                                                                                            branch <= 0;
jump <= 0;
21
                            reg_dst <= 1;
ALU src <= 0;
                            mem_write <= 0;
                                                                                                       //beq
6'b010011:begin
                            mem_read <= 0;</pre>
                                                                                                            Oldon::Degin
ALU_OP <= 2'b01;
reg_write <= 0;
//reg_dst <= 0;
ALU_src <= 0;
mem_write <= 0;
                            mem2reg <= 0;
                            branch <= 0;
                                                                                                                                        Don't care
                            jump <= 0;
                       //ADD immediate
                                                                                  84
85
86
                                                                                                            mem_read <= 0;
//mem2reg <= 1;
                      6'b001100:begin
ALU_OP <= 2'b00;
                                                                                                             branch <= 1;
                            reg_write <= 1;
                            reg dst <= 0;
                                                                                                       //jump
6'b011100:begin
ALU_OP <= 2'b01;
                            ALU_src <= 1;
                                                                                  90
91
                            mem_write <= 0;
                            mem_read <= 0;
                                                                                                            reg_write <= 0;
//reg_dst <= 0;
                            mem2reg <= 0;
                                                                                                                                        Don't care
                            branch <= 0;
                                                                                                            ALU src <= 0:
                            jump <= 0;
                                                                                                            mem_write <= 0;
mem_read <= 0;
                      end
                      //SUB immediate
                                                                                                            //mem2reg <= 1;
branch <= 0;
                                                                                                                                        Don't care
                      6'b001101:begin
                            ALU_OP <= 2'b01;
reg_write <= 1;
43
                                                                                                            jump <= 1;
                                                                                                       default:begin
                            reg_dst <= 0;
ALU_src <= 1;
mem_write <= 0;
                                                                                                            ALU OP <= 2'b00:
                                                                                                            reg_write <= 0;
reg_dst <= 0;
ALU_src <= 0;
mem_write <= 0;
                            mem_read <= 0;
                            mem2reg <= 0;
                            branch <= 0;
                                                                                                             mem read <= 0:
                            jump <= 0;
                                                                                                            mem2reg <= 0;
branch <= 0;
                                                                                                       endcase
```

大致都與前面一樣, 只是加了兩個輸出 訊號:branch和 jump,分別用來控 制選擇有沒有 branch和jump的兩 個32-bit MUX。

## Control test bench & Simulation

```
// Setting timescale
`timescale 10 ns / 1 ns
                                                                                                                             initial begin
// Wait positive edge of clock signal
                                                                                                      42
43
44
45
46
47
48
49
50
51
55
55
56
66
66
66
67
77
77
77
77
77
77
                                                                                                                                          @(posedge clk);
       module tb_Control;
                                                                                                                                         // Reset UUT
OP <= 0;</pre>
                       // Outputs
wire [1:0]ALU_OP;
                                                                                                                                          //assign value to OP code @(posedge clk);
                       wire reg_write;
wire reg_dst;
wire ALU_src;
                                                                                                                                          OP <= 6'b001100:
10
11
12
13
14
15
16
17
18
19
20
21
                       wire mem_write
wire mem_read;
                                                                                                                                         //assign value to OP code
@(posedge clk);
OP <= 6'b001101;</pre>
                        wire mem2reg;
                       wire branch;
wire jump;
                                                                                                                                          //assign value to OP code
                        //inputs
                                                                                                                                          @(posedge clk);
OP <= 6'b010000;
                        reg [5:0]OP;
                       // Clock
                                                                                                                                          //assign value to OP code
                        reg clk = 1'b0;
                                                                                                                                          @(posedge clk);
OP <= 6'b010001;
                        // Instantiate the Unit Under Test (UUT)
                        Control UUT(
.ALU_OP(ALU_OP),
                                                                                                                                          //assign value to OP code
                                                                                                                                         @(posedge clk);
OP <= 6'b010011;//beq
                                     .reg_write(reg_write),
.reg_dst(reg_dst),
.ALU_src(ALU_src),
                                                                                                                                          //assign value to OP code
                                     .mem_write(mem_write),
.mem_read(mem_read),
                                                                                                                                         @(posedge clk);
OP <= 6'b011100;//jump
                                     .mem2reg(mem2reg),
                                     .branch(branch),
.jump(jump),
.OP(OP)
                                                                                                                                          //assign undefined value to OP code
                                                                                                                                         @(posedge clk);
OP <= 6'bllllll;
                                                                                                                                          // Wait some time
                                                                                                                                          #2;
// Stop the simulation
                        // Generate Clock
                       always
begin : ClockGenerator
                                     #1 clk <= ~clk;
```



加入beq和jump的OP code 進行測試。


## ALU Module

```
module ALU (
2
           //outputs
3
           output reg [31:0]data out,
 4
           output reg zero,
5
           //inputs
           input [31:0]src_data,
 6
           input [31:0]tar_data,
8
           input [4:0]shamt,
   日日;
 9
           input [5:0]funct
11
           always@(*)begin
12
               case (funct)
13
                   //ADDU
14
                   6'b001001: data_out <= src_data + tar_data;
                   //SUBU
15
16
                   6'b001010: data_out <= src_data - tar_data;
17
                   //OR
                   6'b010010: data_out <= src_data | tar_data;
18
19
20
                   6'bl00010: data_out <= src_data >> shamt;
21
                   default:
                               data_out <= 32'd0;
22
               endcase
23
               zero <= (data_out == 0)? 1'b1 : 1'b0;
24
           end
25
26
     endmodule
```

大致上與前面的都一樣,加入Zero Flag,用在判斷beq的指令,在相減後是否等於零。

#### ALU test bench & Simulation

```
// Setting timescale
                                                                                       initial begin
         timescale 10 ns / 1 ns
                                                                                                // Wait positive edge of clock signal
                                                                                                @(posedge clk);
     module tb ALU;
                                                                                                // Reset UUT
                                                                      38
                                                                                                funct <= 0;
                 // Outputs
                                                                      40
                                                                                                shamt <= 0;
                wire [31:0]data_out;
                                                                      41
                                                                                                src_data <= 0;</pre>
                wire zero:
                                                                      42
                                                                                                tar data <= 0;
                //inputs
                                                                      43
                reg [31:0]src_data;
                                                                      44
                                                                                                //assign value to OP code
11
                reg [31:0]tar_data;
                                                                                                @ (posedge clk);
src_data <= 32'h0000_FFFF;
tar_data <= 32'h0000_8888;</pre>
                                                                      45
                reg [4:0]shamt;
13
                red [5:0]funct:
                                                                      48
15
                // Clock
                                                                                                //assign value to OP code
16
                reg clk = 1'b0;
                                                                                                @(posedge clk);
                                                                                                funct <= 6'b001010:
18
                 // Instantiate the Unit Under Test (UUT)
19
     卓
                                                                                                //assign value to OP code
                          .data_out(data_out),
                                                                      54
                                                                                                @(posedge clk);
21
                          .zero(zero),
                                                                      55
                                                                                                tar_data <= 32'h0000_FFFF;
                          .src data(src data),
23
                          .tar_data(tar_data),
                                                                      57
                          .shamt (shamt),
                                                                      58
25
                          .funct (funct)
                                                                                                // Wait some time
26
                );
                                                                      60
27
                                                                      61
                // Generate Clock
                                                                                                // Stop the simulation
                                                                      62
                                                                      63
                always
                                                                                                $stop();
30
                begin : ClockGenerator
                                                                      64
31
                          #1 clk <= ~clk;
                                                                      65
```



基本功能前面都測試過了,這邊主要在測試,Zero Flag有沒有正常反應。

# Simple CPU

```
RF Register_File(
      न module SimpleCPU(
                                                                                                                    // Outputs
30
                   // Outputs
                                                                                                                     .src_data(SRC_DATA),
31
                                      [31:0] Addr Out.
                  output wire
                   // Inputs
                                                                                        74
75
                                                                                                                     .tar_data(TAR_DATA),
                                                                                                                    // Inputs
                   input
                          wire
                                      [31:0] Addr_In,
                                                                                                                    .src_addr(INSTR[25:21]),
                                                                                        76
77
78
79
80
                  input
                           wire
35
                                                                                                                    .tar addr(INSTR[20:16]),
                                                                                                                    .dst_addr(DST_ADDR),
                  wire [31:0]INSTR, SRC_DATA, TAR_DATA, DST_DATA;
wire [31:0]ALU_IN, ALU_OUT, IMM, DM_OUT, NEXT_PC;
36
                                                                                                                     .dst_data(DST_DATA)
                                                                                                                    .reg_write(REG_WRITE),
                  wire [31:0]BRANCH_ADDR, NON_JUMP_ADDR;
38
39
                  wire [5:01FUNCT:
                                                                                        82
                                                                                                           );
40
                  wire [4:0]DST_ADDR;
41
                  wire [1:0]ALU_OP;
                                                                                        84
85
                                                                                                           Control Controller (
                  wire REG_WRITE, REG_DST, ALU_SRC, MEM_READ;
wire MEM_WRITE, MEM2REG, BRANCH, JUMP, ZERO;
42
43
                                                                                                                    //Outputs
                                                                                        86
                                                                                                                    .ALU_OP(ALU_OP),
44
                                                                                                                    .reg_write(REG_WRITE),
.reg_dst(REG_DST),
.ALU_src(ALU_SRC),
                                                                                        87
88
89
                    * Declaration of Instruction Memory.
45
                     CAUTION: DONT MODIFY THE NAME.
47
                                                                                                                    .mem_write(MEM_WRITE),
.mem_read(MEM_READ),
                                                                                        90
91
92
93
94
95
96
97
                  IM Instr_Memory(
48
                            // Outputs
                                                                                                                     .mem2reg (MEM2REG),
50
51
                             .instr(INSTR),
                                                                                                                     branch (BRANCH)
                            // Inputs
                                                                                                                    .jump(JUMP),
                            .instr_addr(Addr_In)
                                                                                                                    //Input
.OP(INSTR[31:26])
53
54
                  Adder Address Adder(
                            //output
                                                                                        98
99
56
57
                             .data_out(NEXT_PC),
                                                                                                          ALU_Control ALU_Controller(
                            //inputs
                                                                                        100
                                                                                                                    //Output
                             .datal(Addr_In),
                                                                                       101
                                                                                                                    .funct(FUNCT).
59
                             .data2(32'd4)
60
                  );
                                                                                        103
                                                                                                                     .funct_ctrl(INSTR[5:0]),
                                                                                        104
                                                                                                                    .ALU_OP(ALU_OP)
62
                  MUX5 DST Addr MUX(
                                                                                        105
63
                            //outputs
                                                                                        106
                             .data_out(DST_ADDR),
                                                                                                          Sign_Extend Sign_Extend_Unit(
65
                            //inputs
                                                                                                                    //output
                            .data0(INSTR[20:16]),
66
                                                                                       109
                                                                                                                    .extend_out(IMM),
                             .data1(INSTR[15:11]),
                                                                                                                    //input
68
                            .select (REG DST)
                                                                                                                    .immediate(INSTR[15:0])
```

```
123
      中
                 ALU ALU_Unit(
                                                               171
                                                                                MUX32 ADDR_OUT_MUX(
124
125
                         //output
                                                               172
                                                                                         //Output
                          .data out (ALU OUT),
                                                               173
                                                                                         .data_out(Addr_Out),
126
                          .zero(ZERO),
                                                               174
                                                                                         //Inputs
127
                         //inputs
                                                                                         .data0(NON_JUMP_ADDR),
128
                          .src_data(SRC_DATA),
                                                               176
                                                                                         .data1({NEXT_PC[31:28], INSTR[25:0], 2'b00}),
                          .tar_data(ALU_IN),
129
                                                               177
                                                                                         .select(JUMP)
                          .shamt(INSTR[10:6]),
130
                                                               178
                          .funct(FUNCT)
131
                                                               179
132
                                                               180
                                                                       endmodule
134
                 DM Data_Memory(
135
                         // Outputs
136
                          .read_data(DM_OUT),
137
                          // Inputs
138
                          .write_data(TAR_DATA),
                         .addr (ALU_OUT) ,
.mem_read (MEM_READ)
139
140
                          .mem_write(MEM_WRITE),
141
142
                          .clk(clk)
143
                 );
144
                 MUX32 DST_MUX(
145
                          //outputs
147
                          .data_out(DST_DATA),
148
                          //inputs
                          .data0(ALU OUT),
149
150
                          .datal(DM OUT),
                          .select (MEM2REG)
152
153
154
                 Adder Branch Adder (
155
                         //Output
156
                          .data_out(BRANCH_ADDR),
157
                          //Inputs
                          .datal(NEXT PC),
                          .data2(IMM << 2)
159
160
                 );
162
                 MUX32 Branch_MUX(
163
                         //Output
                          .data out (NON JUMP ADDR),
164
165
                          //Inputs
166
                          .data0 (NEXT PC)
167
                          .data1 (BRANCH_ADDR)
                          .select(BRANCH && ZERO)
168
169
```


# Simple CPU testbench

);

```
// Setting timescale
`timescale 10 ns / 1 ns
                                                                                                                           initial
                                                                                                                           begin : Preprocess
         // Declarations
                                                                                                                                      // Initialize inputs
                                                                                                                                     Addr_In = 32'd0;
clk = `LOW;
         `define INSTR_SIZE
`define INSTR_MAX
                                                          // bit width 
// bytes
                                                128
         `define INSTR FILE
                                                 "testbench/IM.dat
                                                                                                                                      // Initialize testbench files
                                                                                                      83
         `define REG_SIZE
`define REG MAX
                                                         // bit width 
// words
                                                                                                                                      $readmemh(`INSTR_FILE, instrMem);
                                                                                                                                     $\text{straumenn('REG_FILE, regMem);}
$\text{readmemh('DATA_FILE, dataMem);}
output_reg = \text{$fopen('OUTPUT_REG);}
output_data = \text{$fopen('OUTPUT_DATA);}

                                                                                                      85
         `define REG_FILE
`define DATA_SIZE
                                                "testbench/RF.dat"
                                                       // bit width
                                                                                                      86
                                                128
         `define DATA_MAX
`define DATA_FILE
                                                          // bytes
         `define OUTPUT REG
                                                 "testbench/RF.out
                                                                                                      89
         `define OUTPUT_DATA
                                                "testbench/DM.out"
                                                                                                      90
                                                                                                                                      // Initialize intruction memory
                                                                                                                                      for (i = 0; i < `INSTR_MAX; i = i + 1)
        // Declaration
                                                                                                      92
                                                                                                                                     begin
         `define LOW
`define HIGH
                                                                                                                                                UUT.Instr Memory.InstrMem[i] = instrMem[i];
                                                                                                      93
                           1'b1
                                                                                                      95
     module tb_SimpleCPU;
                                                                                                                                      // Initialize register file
                                                                                                      96
                  // Inputs
                                                                                                                                      for (i = 0; i < `REG_MAX; i = i + 1)
52
53
54
55
56
57
58
59
60
61
                  reg [31:0] Addr_In;
                                                                                                                                                UUT.Register_File.R[i] = regMem[i];
                                                                                                      99
                  // Outputs
                  wire [31:0] Addr_Out;
                                                                                                                                      // Initialize data memory
                                                                                                                                      for (i = 0; i < `DATA_MAX; i = i + 1)
                  red clk;
                                                                                                                                                UUT.Data_Memory.DataMem[i] = dataMem[i];
                  // Testbench variables
                  reg [`INSTR_SIZE-1
reg [`REG_SIZE-1
reg [`DATA_SIZE-1
                                                                             [0: INSTR MAX-1];
                                                :01
                                                          instrMem
                                                                              [0: REG_MAX-1];
[0: DATA MAX-1];
62
63
64
65
66
67
68
                                                          regMem
                                                :01
                                                          dataMem
                                                                                                                                      # `DELAY;
                                                                                                                                                          // Wait for global reset to finish
                   integer output_reg;
                                                                                                                           end
                  integer output_data;
                                                                                                                           always
                                                                                                                          begin : ClockGenerator
                   // Instantiate the Unit Under Test (UUT)
                                                                                                                                      # `DELAY;
                  SimpleCPU UUT(
                                                                                                                                      clk <= ~clk:
                            // Outputs
                             .Addr_Out (Addr_Out) ,
                            // Inputs
                            .Addr_In(Addr_In),
.clk(clk)
```

```
117
                always
118
                begin : StimuliProcess
                         // Start testing
120
                         while (Addr_In < `INSTR_MAX - 4)
                         begin
                                  @(negedge clk);
Addr_In <= Addr_Out;</pre>
                                  @(posedge clk);
                         end
126
                         // Read out all register value
                         for (i = 0; i < `REG_MAX; i = i + 1)
                         begin
                                  regMem[i] = UUT.Register_File.R[i];
                                  $fwrite(output_reg, "%x\n", regMem[i]);
134
                         // Read out all memory value
                         for (i = 0; i < `DATA_MAX; i = i + 1)
136
                                  dataMem[i] = UUT.Data_Memory.DataMem[i];
138
                                  $fwrite(output_data, "%x\n", dataMem[i]);
141
                         // Close output files for safety
142
                         $fclose(output reg);
                         $fclose(output_data);
144
145
                         // Stop the simulation
146
                         $stop();
        endmodule
```



Hexadecimal	Binary	Meaning
4C13001E	010011_00000_10011_0000000000011110	Beq \$R19, \$R0, 30
0262980D	000000_10011_00010_10011_00000_001101	R19 = R19 - R2
70000000	011100_00000000000000000000000000000000	Jump 0

#### 🗐 IM - 記事本

檔案(F) 編輯(E) 格式(O) 檢視(V) 說明 // Instruction Memory in Hex // Addr = 0x00 // Addr = 0x0100 1E // Addr = 0x02 // Addr = 0x03 // Addr = 0x04 // Addr = 0x05 02 62 98 // Addr = 0x06 ÕĎ // Addr = 0x07 70 // Addr = 0x08 // Addr = 0x09// Addr = 0x0A// Addr = 0x0B

這三行指令算是一個迴圈,每個迴圈都會判斷位置是19的暫存器(30)有沒有等於位置是0的暫存器(0),若不等於就會執行下一個指令,也就是把R19減R2(2),然後再跳回第一個指令,一直到R19=R0。

# • Simple CPU Simulation

tb_SimpleCPU/Addr_In 00000004 000000	000 (00000004	80000000	00000000	00000004	80000000	00000000	00000004	00000008	00000000	00000004	00000008	00000000
tb_SimpleCPU/Addr_Out 00000008 (00000	00000008	00000000	00000004	80000000	00000000	00000004	00000008	00000000	00000004	80000000	00000000	00000004
/tb_SimpleCPU/dk 1												

/tb_SimpleCPU/Addr_In	0000007c	000	00000000	00000004	80000000	00000000	00000
/tb_SimpleCPU/Addr_Out	0800000	000	00000004	00000008	00000000	0000007c	00000
/tb_SimpleCPU/dk	1						

由模擬可以看到address不斷在0、4、8輪迴,也就是指到那三條指令,最後beq成立就跳到位移30\*4+4個byte的位置,也就是7c。

# **Conclusion and insights**

這次的PA我自己感覺沒有到很難,但是要做的Module比上次多蠻多的,在最後Top Module接線的部分就變得需要很細心,這次在三個Part裡都找Bug找很久,最後才發現是接線的部分接錯,不夠細心,下次要多注意一點。

這次除了Register Memory以外又多了Data Memory和Instruction Memory,所以在test bench要讀取外部的檔案的部分也比之前的作業還要多上許多,不過經過這次PA後我覺得我也越來越熟悉讀取和寫入檔案的部分了,但是寫test bench我個人真的認為好麻煩,雖然這次有許多小型而且功能間單的module,所以我就沒有特別去做test bench去做測試,但是每次都要想是不是每項功能都測試到了,而且有時候真的想不太到有甚麼邊界條件需要測試,就很擔心會不會有甚麼沒發現的問題存在,實在也是蠻累人的,但同時也覺得真的要好好想過才能更理解我們需要學到的東西,所以測試的部分我覺得也是我需要加強的部分。

之前都會想說把每個部份分成很多個module寫真的會有比較好除錯嗎,但經過這次稍微大型一點的PA就能感覺到差別,要是把全部的都寫在一起,一定會找錯找到懷疑人生,這應該也是所有程式都適用的技巧。

整體來說這次project也是讓我學到了不少東西,希望下一個PA 我可以更細心,這樣一定可以節省更多時間。