
# Computer Organization Project 3

四電機三甲 B10830009 陳俊嘉



# Part III :Implement a 5-stage pipelined processor with forwarding and hazard detection.

#### Adder Module

```
Adder.v > {} Adder

1   module Adder (data1, data2, data_out);
2   output [31:0]data_out;
3   input [31:0]data1, data2;
4
5   assign data_out = data1 + data2;
6
7   endmodule
```

Adder Module 在這次PA中一樣是做計算下一個program counter的位置,data1會放目前的address,data2會放4,以達成每次位置加四的功能。

# Instruction Memory Module

```
define INSTR_MEM_SIZE 128 // Bytes

/* define INSTR_MEM_SIZE 128 // Bytes

/* Declaration of Instruction Memory for this project.

Declaration of Instruction Memory for this project.

CAUTION: DONT MODIFY THE NAME.

/* module IM(

// Outputs

output wire [31:0]instr,

// Inputs

input [31:0]instr_addr

);

/*

Declaration of instruction memory.

* CAUTION: DONT MODIFY THE NAME AND SIZE.

/*

reg [7:0]InstrMem[0:`INSTR_MEM_SIZE - 1];

assign instr = {InstrMem[instr_addr], InstrMem[instr_addr + 2], InstrMem[instr_addr + 3]};

endmodule
```

Instruction Memory內儲存要執行的指令,以一個byte為單位,一次取四個byte (32bits),為Big Endian,第一個指到的byte會放在MSB。

#### IF/ID Module

此Module主要作為儲存instruction fetch出來的指令的暫存器,為negative edge trigger,並透過IF\_ID\_write來處理要stall時的情況。

#### RF Module

```
define REG_MEM_SIZE
* CAUTION: DONT MODIFY THE NAME.
module RF(
   output [31:0]src_data,
   output [31:0]tar_data,
   input [4:0]src_addr,
    input [4:0]tar_addr,
    input [4:0]dst addr,
    input [31:0]dst data,
    input clk,
    input reg_write
    * Declaration of inner register.
    reg [31:0]R[0:`REG_MEM_SIZE - 1];
        //assign value by register point by address
        assign src data = R[src addr];
        assign tar_data = R[tar_addr];
    always@(posedge clk)begin
        if(reg_write)begin
            R[dst_addr] <= dst_data;</pre>
    end
```

與之前的PA一樣,透過從 instruction memory讀出來的 source address 和target address 去找到相對應的資料並輸出, 並透過reg write 訊號控制寫入 資料在destination address指到 的位置。

#### Control Module

```
    Control.v > { } Control

    module Control(
                                                              6'b010001:begin
                                                                  ALU_OP <= 2'b00;
        output reg [1:0]ALU_OP,
       output reg reg_write,
                                                                  reg_write <= 1;
        output reg reg_dst,
                                                                  reg_dst <= 0;
        output reg ALU_src,
                                                                  ALU_src <= 1;
        output reg mem_write,
                                                                  mem write <= 0;
        output reg mem_read,
        output reg mem2reg,
                                                                  mem read <= 1;
        output reg branch,
                                                                  mem2reg <= 1;
        output reg jump,
                                                                  branch <= 0;
                                                                  jump <= 0;
        always@(*)begin
            case(OP)
                                                              6'b010011:begin
                                                                  ALU_OP <= 2'b01;
           6'd0:begin
               ALU_OP <= 2'b10;
                                                                  reg_write <= 0;
               reg_write <= 1;
                                                                  //reg_dst <= 0; Don't care
               reg_dst <= 1;
                                                                  ALU src <= 0;
               ALU_src <= 0;
               mem_write <= 0;
                                                                  mem_write <= 0;</pre>
               mem_read <= 0;</pre>
                                                                  mem read <= 0;
               mem2reg <= 0;
                                                                   //mem2reg <= 1; Don't care
               branch <= 0;
                                                                  branch <= 1;
               jump <= 0;
                                                                   jump <= 0;
           6'b001100:begin
              ALU_OP <= 2'b00;
                                                             6'b011100:begin
               reg_write <= 1;
               reg_dst <= 0;
                                                                  ALU_OP <= 2'b01;
               ALU src <= 1;
                                                                  reg_write <= 0;
               mem_write <= 0;
                                                                  //reg dst <= 0; Don't care
               mem_read <= 0;
               mem2reg <= 0;
                                                                  ALU src <= 0;
               branch <= 0;
                                                                  mem_write <= 0;</pre>
               jump <= 0;
                                                                  mem_read <= 0;</pre>
            //SUB immediate
            6'b001101:begin
                                                                  branch <= 0;
              ALU_OP <= 2'b01;
                                                                  jump <= 1;
               reg_write <= 1;
               reg_dst <= 0;
                                                             default:begin
               ALU_src <= 1;
               mem_write <= 0;
                                                                  ALU_OP <= 2'b00;
               mem read <= 0;
                                                                  reg_write <= 0;
               mem2reg <= 0;
                                                                  reg_dst <= 0;
               branch <= 0;
               jump <= 0;
                                                                  ALU src <= 0;
            end
                                                                  mem write <= 0;
                                                                  mem_read <= 0;</pre>
            6'b010000:begin
                                                                  mem2reg <= 0;
               ALU_OP <= 2'b00;
               reg_write <= 0;
                                                                  branch <= 0;
                                                              jump <= 0;
               ALU_src <= 1;
               mem write <= 1:
               mem_read <= 0;</pre>
                                                         end
               branch <= 0;
                jump <= 0;
                                                    endmodule
```

Control Module 為處理大部分訊號的controller, 會透過判斷instruction 最前面的6個bits,也就是OP code,來決定要給其他相對應的 component的訊號。

#### Hazard Detection Module

```
module Hazard_Detection (
    output reg PC_write,
    output reg stall,
    output reg IF_ID_write,
    input [4:0]EX_tar_addr,
    input [4:0]ID_tar_addr,
    input [4:0]ID_src_addr,
    initial begin
        stall <= 0;
        IF_ID_write <= 1;</pre>
        PC_write <= 1;
    always @(*) begin
        if(EX_mem_read && ((ID_src_addr == EX_tar_addr) || (EX_tar_addr == ID_tar_addr)))begin
            stall <= 1;
            IF_ID_write <= 0;</pre>
            PC_write <= 0;
            stall <= 0;
            IF_ID_write <= 1;</pre>
            PC_write <= 1;
    end
```

此module是用來判斷有沒有發生hazard的,並輸出PC write、stall和 IF\_ID write訊號來決定要不要stall,而要stall的條件為當前的instruction 會用到上個instruction會改變到的register。通常會在執行load指令時發生。

# • MUX Module (for stall)

```
module Stall_MUX(
   output reg [4:0]src addr out,
   output reg [4:0]I_dst_addr_out,
   output reg [1:0]ALU_OP_out,
   output reg reg_write_out,
   output reg reg_dst_out,
   output reg ALU_src_out,
   output reg mem_write_out,
   output reg mem_read_out,
   output reg mem2reg_out,
   output reg branch_out,
   output reg jump_out,
   input [4:0]src_addr_in,
   input [4:0]I_dst_addr_in,
   input [1:0]ALU_OP_in,
   input reg_write_in,
   input reg_dst_in,
   input ALU_src_in,
   input mem_write_in,
   input mem_read_in,
   input mem2reg_in,
   input branch_in,
   input jump_in,
```

```
always@(*)begin
           if(stall)begin
               src_addr_out <= 0;</pre>
               I_dst_addr_out <= 0;</pre>
               ALU_OP_out <= 0;
               reg_write_out <= 0;</pre>
               reg_dst_out <= 0;</pre>
               ALU_src_out <= 0;
               mem_write_out <= 0;</pre>
               mem read out <= 0;
               mem2reg_out <= 0;</pre>
               branch_out <= 0;</pre>
               jump_out <= 0;</pre>
               src_addr_out <= src_addr_in;</pre>
               I_dst_addr_out <= I_dst_addr_in;</pre>
               ALU_OP_out <= ALU_OP_in;
               reg_write_out <= reg_write_in;</pre>
               reg_dst_out <= reg_dst_in;</pre>
               ALU_src_out <= ALU_src_in;
               mem_write_out <= mem_write_in;</pre>
               mem_read_out <= mem_read_in;</pre>
52
53
54
               mem2reg_out <= mem2reg_in;</pre>
               branch_out <= branch_in;</pre>
               jump_out <= jump_in;</pre>
      end
      endmodule
```

這個mux是用來控制 control訊號的,若發生 hazard時,為了要stall,所以要將接下來的訊號 都設為零。而因為在接下來的forwarding unit內會要判斷EX stage的src 及tar address,所以在 stall時,也會將src及tar address設為零。

## Sign Extension Module

若執行的指令為I type的, 就需要透過此 module 將 instruction的後16bits,也就 是immediate,轉成32 bits, 才能給接下來的ALU進行運 算。

#### ID/EX Module

```
dule ID_EX(
  output wb out,
  output ALU_src_out,
 output mem_read_out,
 output mem_write_out,
 output reg_dst_out,
 output mem2reg_out,
 output branch_out,
 output jump out,
 output [1:0]ALU_OP_out,
 output [31:0]src_data_out,
  output [31:0]R_tar_data_out,
 output [31:0]I_tar_data_out,
 output [4:0]shamt_out,
 output [4:0]R_dst_addr_out,
 output [4:0]I_dst_addr_out,
 output [4:0]src_addr_out,
 output [5:0]funct_ctrl_out,
  input wb_in,
  input ALU_src_in,
  input mem_read_in,
  input mem write in,
  input reg_dst_in,
 input mem2reg_in,
  input branch_in,
  input jump_in,
  input [1:0]ALU_OP_in,
  input [31:0]src_data_in,
  input [31:0]R_tar_data_in,
  input [31:0]I_tar_data_in,
  input [4:0]shamt in,
  input [4:0]R_dst_addr_in,
  input [4:0]I_dst_addr_in,
  input [4:0]src_addr_in,
  input [5:0]funct_ctrl_in,
```

```
reg wb, ALU_src, mem_read, mem_write, reg_dst, mem2reg;
reg branch, jump;
reg [1:0]ALU_OP;
reg [31:0]src_data, R_tar_data, I_tar_data;
reg [4:0]shamt, R_dst_addr, I_dst_addr, src_addr;
reg [5:0]funct_ctrl;
always @(negedge clk) begin
    wb <= wb_in;
    ALU_src <= ALU_src_in;
   mem read <= mem read in;
   mem_write <= mem_write_in;</pre>
   mem2reg <= mem2reg_in;</pre>
   reg_dst <= reg_dst_in;
   branch <= branch in;
    jump <= jump_in;</pre>
    ALU_OP <= ALU_OP_in;
    src_data <= src_data_in;</pre>
   R_tar_data <= R_tar_data_in;</pre>
   I_tar_data <= I_tar_data_in;</pre>
    src_addr <= src_addr_in;</pre>
    shamt <= shamt_in;</pre>
    R_dst_addr <= R_dst_addr_in;</pre>
    I_dst_addr <= I_dst_addr_in;</pre>
    funct_ctrl <= funct_ctrl_in;</pre>
assign wb_out = wb;
assign ALU_src_out = ALU_src;
assign mem read out = mem read;
assign mem_write_out = mem_write;
assign reg_dst_out = reg_dst;
assign mem2reg_out = mem2reg;
assign branch out = branch;
assign jump_out = jump;
assign ALU_OP_out = ALU_OP;
assign src_data_out = src_data;
assign R_tar_data_out = R_tar_data;
assign I_tar_data_out = I_tar_data;
assign shamt_out = shamt;
assign R_dst_addr_out = R_dst_addr;
assign I_dst_addr_out = I_dst_addr;
assign src_addr_out = src_addr;
assign funct_ctrl_out = funct_ctrl;
endmodule
```

此module為一暫存器,在negative edge時存取在ID階段的輸出訊號,並輸出至EX stage 的component。

## Forwarding Unit Module

```
odule Forward(
    output reg [1:0]forward_src,
    output reg [1:0]forward_tar,
    input [4:0]MEM_dst_addr,
   input [4:0]dst_addr,
   input [4:0]EX_src_addr,
    input [4:0]I_dst_addr,
    input MEM reg write,
always@(*)begin
    //mem hazard -> forward data from the prior alu result
    if(MEM_reg_write && (MEM_dst_addr != 0) && (MEM_dst_addr == EX_src_addr))begin
        forward_src <= 2'b10;
    else if(reg_write && (dst_addr != 0) && (MEM_dst_addr != EX_src_addr) && (dst_addr ==EX_src_addr))begin
        forward_src = 2'b01;
    else forward_src = 0;
    if (MEM reg write && (MEM dst addr != 0) && (MEM dst addr == I dst addr))begin
        forward_tar <= 2'b10;
    //EX hazard
    else if(reg_write && (dst_addr != 0) && (MEM_dst_addr != I_dst_addr) && (dst_addr ==I_dst_addr))begin
       forward_tar = 2'b01;
   else forward tar = 0;
```

判斷是否有需要用到forwarding,並輸出forward\_src及forward\_tar,給在ALU前的兩個MUX來選擇輸入ALU的資料。

#### MUX Module

```
module MUX5
                                        ∨ module MUX32(
                                                                                    module MUX32_3(
      output reg [4:0]data_out,
                                                                                        output reg [31:0]data_out,
                                              output reg [31:0]data_out,
      input [4:0]data0,
                                                                                       input [31:0]data0,
                                              input [31:0]data0,
      input [4:0]data1,
                                                                                        input [31:0]data1,
                                              input [31:0]data1,
                                                                                        input [31:0]data2,
                                              input select
                                                                                        input [1:0]select

√ always @(*) begin

                                    9 valways @(*) begin
      if(select)begin
                                                                                    always @(*) begin
                                              if(select)begin
         data_out <= data1;</pre>
                                                                                        case(select)
                                                  data_out <= data1;</pre>
      end else begin
                                                                                           0: data out <= data0;
         data_out <= data0;</pre>
                                                                                           1: data_out <= data1;
                                                  data_out <= data0;</pre>
                                                                                           2: data_out <= data2;</pre>
 end
                                    15
                                         end
                                                                                                data out <= 0;
  endmodule
                                    16
                                                                                    end
```

最左的為5-bit MUX,用來選擇destination address。中間的是32-bit MUX用來選擇輸入ALU target值及選擇要寫回Register File的值。右邊的一樣是32-bit MUX,但是有三個in/output,用來判斷forward的data。

endmodule

#### ALU Control Module

```
module ALU_Control (
    output reg [5:0]funct,
    //inputs
    input [5:0]funct_ctrl,
    input [1:0]ALU_OP
    );

always@(ALU_OP or funct_ctrl)begin
    //R type
    if(ALU_OP == 2'b10)begin
    case(funct_ctrl)
        6'b001011: funct <= 6'b001012; //ADDU
        6'b0010101: funct <= 6'b001012; //OR
        6'b000010: funct <= 6'b100010; //SRL
    endcase
    end
    //I type that use ALU?for add only
    else if(ALU_OP == 2'b00)begin
    funct <= 6'b001001;
    end
    //I type that use ALU?for add only
    else if(ALU_OP == 2'b00)begin
    funct <= 6'b001001;
    end
    //I type that use ALU for subtract only
    else if(ALU_OP == 2'b01)begin
    funct <= 6'b001010;
    end
    rend
end
end
end
end
end
end
end</pre>
```

與之前的PA相同,主要透過 instruction給的function control 訊號及 controller判斷過後輸出的ALU\_OP來 判斷ALU需要做甚麼運算,並輸出 function給ALU做對應的動作。

#### ALU Module

此module為CPU中主要做運算的component,透過ALU controller給的function來執行動作。

#### EX/MEM Module

```
module EX_MEM(
         output wb_out,
         output mem_read_out,
         output mem_write_out,
         output mem2reg_out,
         output branch_out,
         output jump_out,
         output [31:0]mem_write_data_out,
         output [31:0]ALU_result_out,
         output [4:0]dst_addr_out,
         input wb_in,
         input mem_read_in,
         input mem_write_in,
         input mem2reg_in,
         input branch_in,
         input jump_in,
         input [31:0]mem_write_data_in,
         input [31:0]ALU_result_in,
         input [4:0]dst_addr_in,
     reg wb, mem_read, mem_write, mem2reg, branch, jump;
     reg [31:0]ALU_result, mem_write_data;
     reg [4:0]dst_addr;
     always @(negedge clk) begin
         wb <= wb_in;
         mem_read <= mem_read_in;</pre>
         mem_write <= mem_write_in;</pre>
         mem2reg <= mem2reg_in;</pre>
         branch <= branch_in;</pre>
         jump <= jump_in;</pre>
         mem_write_data <= mem_write_data_in;</pre>
         ALU_result <= ALU_result_in;
         dst_addr <= dst_addr_in;</pre>
    assign wb_out = wb;
    assign mem read out = mem read;
    assign mem_write_out = mem_write;
     assign mem2reg_out = mem2reg;
     assign branch_out = branch;
     assign jump_out = jump;
     assign mem_write_data_out = mem_write_data;
     assign ALU result out = ALU result;
49
     assign dst_addr_out = dst_addr;
     endmodule
```

與前面的IF/ID和ID/EX一樣,為儲存EX stage輸出至下一階段的暫存器,為negative edge trigger。

#### DM Module

Data memory 為除了Instruction memory及Register File以外的 memory,可以透過load和store指令來存取其中的資料。

#### MEM/WB Module

為五個stage中最後要寫回資料到 Register File的暫存器。

```
module MEM_WB(
        output wb_out,
       output mem2reg_out,
       output [31:0]mem_read_data_out,
       output [31:0]ALU_result_out,
        output [4:0]dst_addr_out,
        input wb_in,
         input mem2reg_in,
        input [31:0]mem_read_data_in,
        input [31:0]ALU_result_in,
        input [4:0]dst_addr_in,
    reg wb, mem2reg;
     reg [31:0]ALU_result, mem_read_data;
    reg [4:0]dst_addr;
19 v always @(negedge clk) begin
        wb <= wb in;
        mem2reg <= mem2reg_in;</pre>
        mem_read_data <= mem_read_data_in;</pre>
        ALU_result <= ALU_result_in;
         dst_addr <= dst_addr_in;</pre>
    assign wb_out = wb;
    assign mem2reg_out = mem2reg;
    assign mem_read_data_out = mem_read_data;
    assign ALU_result_out = ALU_result;
     assign dst_addr_out = dst_addr;
    endmodule
```

#### Final CPU Module

```
29 v module FinalCPU(
                                  PCWrite,
                         [31:0] Addr_Out,
         input wire input wire
                         [31:0] Addr_In,
                                  clk
         wire [31:0]IM_OUT, INSTR;
         wire [31:0]ID_SRC_DATA, SRC_DATA, FORWARD_SRC_DATA;
         wire [31:0]ID_R_TAR_DATA, R_TAR_DATA, FORWARD_TAR_DATA;
         wire [31:0]ID_I_TAR_DATA, I_TAR_DATA, TAR_DATA;
         wire [31:0]ALU_OUT, MEM_ALU_OUT, WB_ALU_OUT;
         wire [31:0]MEM_READ_DATA, WB_MEM_READ_DATA;
wire [31:0]MEM_WRITE_DATA;
         wire [31:0]DST_DATA;
         wire [5:0]FUNCT_CTRL, FUNCT;
         wire [4:0]R_DST_ADDR, I_DST_ADDR, EX_DST_ADDR, MEM_DST_ADDR, DST_ADDR;
         wire [4:0]EX SRC ADDR;
         wire [4:0]ID_I_DST_ADDR, ID_SRC_ADDR;
         wire [4:0]SHAMT;
         wire [1:0]CTRL_ALU_OP, ID_ALU_OP, ALU_OP;
         wire [1:0]FORWARD_TAR, FORWARD_SRC;
         wire CTRL_REG_WRITE, ID_REG_WRITE, EX_REG_WRITE, MEM_REG_WRITE, REG_WRITE;
         wire CTRL_REG_DST, ID_REG_DST, REG_DST;
         wire CTRL_ALU_SRC, ID_ALU_SRC, ALU_SRC;
         wire CTRL_MEM_WRITE, ID_MEM_WRITE, EX_MEM_WRITE, MEM_WRITE;
         wire CTRL_MEM_READ, ID_MEM_READ, EX_MEM_READ, MEM_READ;
         wire CTRL MEM2REG, ID MEM2REG, EX MEM2REG, MEM MEM2REG, MEM2REG;
         wire CTRL_BRANCH, ID_BRANCH, EX_BRANCH, BRANCH;
         wire CTRL_JUMP, ID_JUMP, EX_JUMP, JUMP;
         wire ZERO_FLAG;
         wire STALL, IF_ID_WRITE;
64 ~
             .data_out(Addr_Out),
             .data1(Addr_In),
             .data2(32'd4)
             .instr(IM_OUT),
             .instr_addr(Addr_In)
             .instr_out(INSTR),
             .instr_in(IM_OUT),
             .IF_ID_write(IF_ID_WRITE),
             .PC_write(PCWrite),
             .stall(STALL),
             .IF_ID_write(IF_ID_WRITE),
             .EX_tar_addr(I_DST_ADDR),
             .ID_tar_addr(INSTR[20:16])
             .ID_src_addr(INSTR[25:21]),
             .EX_mem_read(EX_MEM_READ)
```

```
ID EX ID_EX_Register(
                                                                   .wb_out(EX_REG_WRITE),
    .ALU_OP(CTRL_ALU_OP),
                                                                   .ALU_src_out(ALU_SRC),
    .reg_write(CTRL_REG_WRITE),
                                                                   .mem_read_out(EX_MEM_READ),
    .reg_dst(CTRL_REG_DST),
                                                                   .mem_write_out(EX_MEM_WRITE),
    .ALU src(CTRL ALU SRC),
                                                                   .reg dst out(REG DST),
    .mem_write(CTRL_MEM_WRITE),
                                                                   .mem2reg_out(EX_MEM2REG),
    .mem_read(CTRL_MEM_READ),
                                                                   .branch_out(EX_BRANCH),
    .mem2reg(CTRL_MEM2REG),
                                                                   .jump_out(EX_JUMP),
    .branch(CTRL_BRANCH),
                                                                   .ALU_OP_out(ALU_OP),
                                                                   .src_data_out(SRC_DATA),
    .jump(CTRL_JUMP),
                                                                   .R_tar_data_out(R_TAR_DATA),
    .OP(INSTR[31:26])
                                                                   .I_tar_data_out(I_TAR_DATA),
                                                                   .shamt_out(SHAMT),
                                                                   .R_dst_addr_out(R_DST_ADDR),
                                                                   .I dst addr out(I DST ADDR),
Stall_MUX Stallation_MUX(
                                                                   .src_addr_out(EX_SRC_ADDR),
                                                                   .funct_ctrl_out(FUNCT_CTRL),
    .src_addr_out(ID_SRC_ADDR),
    .I_dst_addr_out(ID_I_DST_ADDR),
                                                                   .wb in(ID REG WRITE),
    .ALU_OP_out(ID_ALU_OP),
                                                                   .ALU src in(ID ALU SRC),
    .reg_write_out(ID_REG_WRITE),
                                                                   .mem_read_in(ID_MEM_READ),
    .reg_dst_out(ID_REG_DST),
                                                                   .mem_write_in(ID_MEM_WRITE),
    .ALU_src_out(ID_ALU_SRC)
                                                                   .reg_dst_in(ID_REG_DST),
    .mem_write_out(ID_MEM_WRITE),
                                                                   .mem2reg_in(ID_MEM2REG),
    .mem read out(ID MEM READ),
                                                                   .branch_in(ID_BRANCH),
    .mem2reg_out(ID_MEM2REG),
                                                                   .jump_in(ID_JUMP),
                                                                   .ALU_OP_in(ID_ALU_OP),
    .branch_out(ID_BRANCH),
                                                                   .src_data_in(ID_SRC_DATA),
    .jump_out(ID_JUMP),
                                                                   .R_tar_data_in(ID_R_TAR_DATA),
                                                                   .I_tar_data_in(ID_I_TAR_DATA),
    .src_addr_in(INSTR[25:21]),
                                                                   .shamt_in(INSTR[10:6]),
    .I_dst_addr_in(INSTR[20:16]),
                                                                   .R_dst_addr_in(INSTR[15:11]),
    .ALU_OP_in(CTRL_ALU_OP),
                                                                   .I_dst_addr_in(ID_I_DST_ADDR),
    .reg_write_in(CTRL_REG_WRITE),
                                                                   .src addr in(ID SRC ADDR),
    .reg_dst_in(CTRL_REG_DST),
                                                                   .funct_ctrl_in(INSTR[5:0]),
    .ALU_src_in(CTRL_ALU_SRC)
                                                                   .clk(clk)
    .mem_write_in(CTRL_MEM_WRITE),
    .mem read in(CTRL MEM READ),
    .mem2reg_in(CTRL_MEM2REG),
                                                               Forward Forwarding_Unit(
    .branch_in(CTRL_BRANCH),
                                                                   .forward_src(FORWARD_SRC),
    .jump in(CTRL JUMP),
                                                                   .forward tar(FORWARD TAR),
    .stall(STALL)
                                                                   .MEM_dst_addr(MEM_DST_ADDR),
                                                                   .dst addr(DST ADDR),
                                                                   .EX_src_addr(EX_SRC_ADDR),
                                                                   .I dst addr(I DST ADDR),
                                                                   .MEM_reg_write(MEM_REG_WRITE),
                                                                   .reg_write(REG_WRITE)
    .src_data(ID_SRC_DATA),
    .tar_data(ID_R_TAR_DATA),
                                                                   .data_out(FORWARD_SRC_DATA),
    .src_addr(INSTR[25:21]),
    .tar_addr(INSTR[20:16]),
                                                                   .data0(SRC_DATA),
                                                                   .data1(DST_DATA),
    .dst_addr(DST_ADDR),
                                                                   .data2(MEM_ALU_OUT),
    .dst_data(DST_DATA),
                                                                   .select(FORWARD_SRC)
    .reg_write(REG_WRITE),
    .clk(clk)
                                                                   .data_out(FORWARD_TAR_DATA),
    .extend out(ID I TAR DATA),
                                                                   .data0(R_TAR_DATA),
                                                                   .data1(DST_DATA),
    .immediate(INSTR[15:0])
                                                                   .data2(MEM ALU OUT),
                                                                   .select(FORWARD_TAR)
```

```
.funct(FUNCT),
    .funct_ctrl(FUNCT_CTRL),
    .ALU_OP(ALU_OP)
    .data_out(TAR_DATA),
    .data0(FORWARD TAR DATA),
    .data1(I_TAR_DATA),
    .select(ALU_SRC)
ALU ALU Unit(
    .data_out(ALU_OUT),
    .zero(ZERO_FLAG),
    .src_data(FORWARD_SRC_DATA),
    .tar_data(TAR_DATA),
    .shamt(SHAMT),
    .funct(FUNCT)
MUX5 Reg_Dst_MUX(
    .data_out(EX_DST_ADDR),
    .data0(I_DST_ADDR),
    .data1(R_DST_ADDR),
    .select(REG_DST)
EX_MEM EX_MEM_Register(
    .wb out(MEM REG WRITE),
    .mem_read_out(MEM_READ),
    .mem_write_out(MEM_WRITE),
    .mem2reg out(MEM MEM2REG),
    .branch_out(BRANCH),
    .jump_out(JUMP),
    .mem_write_data_out(MEM_WRITE_DATA),
    .ALU_result_out(MEM_ALU_OUT),
    .dst_addr_out(MEM_DST_ADDR),
    .wb_in(EX_REG_WRITE),
    .mem_read_in(EX_MEM_READ),
    .mem_write_in(EX_MEM_WRITE),
    .mem2reg_in(EX_MEM2REG),
    .branch_in(EX_BRANCH),
    .jump_in(EX_JUMP),
    .mem_write_data_in(FORWARD_TAR_DATA),
    .ALU_result_in(ALU_OUT),
    .dst_addr_in(EX_DST_ADDR),
    .clk(clk)
```


```
DM Data Memory(
        .read_data(MEM_READ_DATA),
        .write_data(MEM_WRITE_DATA),
        .addr(MEM_ALU_OUT),
        .mem_read(MEM_READ),
        .mem_write(MEM_WRITE),
        .clk(clk)
    MEM_WB MEM_WB_Register(
        .wb_out(REG_WRITE),
        .mem2reg_out(MEM2REG),
        .mem_read_data_out(WB_MEM_READ_DATA),
        .ALU_result_out(WB_ALU_OUT),
        .dst_addr_out(DST_ADDR),
        .wb in(MEM REG WRITE),
        .mem2reg in(MEM MEM2REG),
        .mem_read_data_in(MEM_READ_DATA),
        .ALU_result_in(MEM_ALU_OUT),
        .dst_addr_in(MEM_DST_ADDR),
        .clk(clk)
    MUX32 Dst Data MUX(
        .data_out(DST_DATA),
        .data0(WB_ALU_OUT),
        .data1(WB_MEM_READ_DATA),
        .select(MEM2REG)
endmodule
```

#### Final CPU test bench

```
`timescale 10 ns / 1 ns
define DELAY
`define INSTR_SIZE
define INSTR_MAX
`define INSTR_FILE
`define REG_SIZE
define REG_MAX
define REG_FILE
define DATA_SIZE
define DATA_MAX
define DATA_FILE
define OUTPUT_REG
define OUTPUT_DATA
                 1'b0
`define HIGH 1'b1
module tb_FinalCPU;
    reg [31:0] AddrIn;
                PCWrite;
    wire [31:0] AddrOut;
    reg clk;
    reg [`INSTR_SIZE-1 :0] instrMem
reg [`REG_SIZE-1 :0] regMem
reg [`DATA_SIZE-1 :0] dataMem
                                            [0:\INSTR_MAX-1];
                                            [0: DATA_MAX-1];
    integer output_reg;
    integer output_data;
        .PCWrite(PCWrite),
        .Addr_Out(AddrOut),
         .Addr_In(AddrIn),
```

```
begin : Preprocess
               AddrIn = 32'd0;
               clk = `LOW;
               $readmemh(`INSTR FILE, instrMem);
               $readmemh(`REG_FILE, regMem);
$readmemh(`DATA_FILE, dataMem);
               output_reg = $fopen(`OUTPUT_REG);
               output_data = $fopen(`OUTPUT_DATA);
               for (i = 0; i < `INSTR MAX; i = i + 1)
                   UUT.Instr_Memory.InstrMem[i] = instrMem[i];
               for (i = 0; i < REG_MAX; i = i + 1)
                   UUT.Register_File.R[i] = regMem[i];
                   UUT.Data_Memory.DataMem[i] = dataMem[i];
               #`DELAY; // Wait for global reset to finish
           begin : ClockGenerator
               #`DELAY;
               clk <= ~clk;
           begin : StimuliProcess
               while (AddrIn < `INSTR_MAX - 4)
                   AddrIn <= (PCWrite) ? AddrOut : AddrIn;
126
                   @(posedge clk);
129
               for (i = 0; i < REG_MAX; i = i + 1)
130
                   regMem[i] = UUT.Register_File.R[i];
132
                   $fwrite(output_reg, "%x\n", regMem[i]);
               // Read out all memory value
for (i = 0; i < `DATA_MAX; i = i + 1)</pre>
136
                   dataMem[i] = UUT.Data_Memory.DataMem[i];
                   $fwrite(output_data, "%x\n", dataMem[i]);
141
143
               $fclose(output_reg);
               $fclose(output_data);
               $stop();
```

#### Final CPU Simulation



/tb_FinalCPU/AddrIn 0000007c	(00)(00	(00 (0000	0010 (00 (0	0000018 (00	(00 (00 (00	(00 (00	(00 )(00 )(00.	(00 (00 )	00 (00 )
/tb_FinalCPU/PCWrite St1				$\bot$					
/tb_FinalCPU/AddrOut 00000080	(00 (00	(00 (0000	0014 (00 (0	000001c 00	(00 (00 (00	(00 (00	00 (00 (00.	(00 (00 )	00 (00 )
/tb_FinalCPU/dk 1									
/tb_FinalCPU/outpu 2	2								
/tb_FinalCPU/outpu 4	4								
/tb_FinalCPU/i 128	128								

在Adder\_in = 10的那個cycle,因為store 要用到load到register的值,所以 hazard detection unit會讓PC write設為零,讓address不要繼續往下跑,並讓stall訊號為一,把後面的訊號都設為零以達到stall的效果。由上圖可知PC write 訊號正常升降。

# **Conclusion and insights**

這次的PA在前面的兩個Part其實我個人覺得蠻簡單的,因為大部分都是上次PA做過的,只要在每個stage中間再加上暫存器就好了,也沒有Hazard和forwarding的問題,所以前面其實沒有花太多的時間,經過上次PA的教訓後,在Top Module的接線也透過更易懂的命名還有更加的細心,讓我這次在前兩個Part中免於debug的凌虐。

因為在上課的時候,在講發生hazard及forwarding的條件那邊稍微沒有很專注在聽,所以這次做到part3的時候還花了一點時間去複習那部分才開始做hazard detection 和 forwarding unit這兩個module,但還是遇到了不少問題,更是花了我好幾天才解決問題。

上課的時候聽都覺得沒甚麼問題,但真的做了這次的PA才知道自己不太熟悉的地方,像是在address是OC的那個store要做stall,但我一開始就以為要在OC的那個cycle做stall,但其實因為是在ID的那個階段才能知道是否會有hazard,所以是在下一個cycle,也就是address是10的時候才會將PC write關掉。

在確定自己hazard detection的PC write那些訊號的部分沒有問題後,卻發現還是沒有正常的store值回去,所以我就改了Register file 位置是28(\$R28)的值,發現是forwarding的那兩個MUX還是用原本的訊號,所以才確定是forwarding unit的問題,但在詳細的複習那部分的條件後發現forwarding unit module的程式條件並沒有打錯,所以就把全部的圖畫出來(上頁中間的圖)才發現問題,因為雖然controller後面的MUX在stall的時候把全部的訊號都關掉了,但instruction給的source 和 target address還是會正常傳到EX的stage,並造成forwarding unit的誤判,所以雖然在PA3給的圖中應該沒有要將那兩個address消除,但我還是把那兩個address加進MUX裡面,這樣在stall的時候address就不會被傳進去了,最後問題就解決了。

這次的PA也是讓我學到了不少,雖然也是花了不少的時間,但 是也順便複習了之前上課學的東西,也加深了不足的觀念。