Computer Organization Project 1

四電機三甲 B10830009 陳俊嘉

Part I: Implement A 32-bit Unsigned Complete Multiplier

Control Module


```
1 'define add 6'b001001
3
    module Control(run, rst, clk, LSB, w_ctrl, SRL_ctrl, ready, ADDU_ctrl);
4
      //inputs
5
      input run, rst, clk, LSB;
6
7
     //outputs
8
     output reg w ctrl, SRL ctrl, ready;
9
     output reg [5:0]ADDU_ctrl;
10
     integer counter;
11
12
    always@(posedge clk)begin
13
14
              //reset
15
    中
              if (rst)begin
16
                     w ctrl <= 0;
17
                      SRL ctrl <=0;
18
                      ready <= 0;
                      ADDU ctrl <= 0;
19
20
                      counter <= 0;
21
              end else begin
22
                      //if the multiplication start -> product start shifting
23
    if (run) begin
24
                              SRL ctrl <= 1;
25
                      end else begin
26
                             SRL_ctrl <= 0;
27
                      end
28
29
                      //if LSB == 1 -> give add instruction, get ALU result
30 白
                      if (LSB) begin
31
                             w_ctrl <= 1;
                              ADDU_ctrl <= `add;
32
33
                      //if LSB == 0 -> no instruction, can't get ALU result
34
    白
35
                      else begin
36
                              w_ctrl <= 0;
37
                              ADDU ctrl <= 0;
38
                      end
39
40
                      //check if the loop is over
41
                      if(counter == 33)begin
42
                             ready <= 1;
43
                      end else begin
44
                             ready <= 0;
45
                              counter <= counter + 1;
46
                      end
47
              end
48
49
     - endmodule
```

• Control test bench

```
// Setting timescale
 3
      `timescale 10 ns / 1 ns
 4
      `define DELAY
                                           // # * timescale
 5
                                   1
 6
 7
     // Declarations
 8
      `define LOW 1'b0
      `define HIGH 1'bl
 9
10
12
              //inputs
13
14
              reg run = `LOW;
15
              reg reset = `LOW;
              reg LSB = 0;
16
17
18
              //outputs
19
              wire w_ctrl, ready;
20
21
              wire [5:0]ADDU ctrl;
22
              // Clock
23
              reg clk = `LOW;
24
25
    Ė
            Control UUT (
26
                     //inputs
27
28
                      .run(run),
29
                      .rst(reset),
30
                      .clk(clk),
31
                      .LSB(LSB),
32
                     //outputs
33
                     .w ctrl(w ctrl),
34
                     .SRL ctrl(SRL ctrl),
35
                     .ready(ready),
36
                      .ADDU_ctrl (ADDU_ctrl)
37
              );
38
39
              // Generate Clock
40
              always
41
    白
              begin : ClockGenerator
                                           // toggle clock signal evergy one timescale delay
42
                      #1 clk <= ~clk;
43
              end
45
     白
              initial begin
46
                        // Wait positive edge of clock signal
47
                        @(posedge clk);
48
49
                       // Reset UUT
                        reset <= `HIGH;
50
                       run <= `LOW;
51
52
53
                       // End reset
54
                       @(posedge clk);
                       reset = `LOW;
55
56
                       //set run to 1
57
                       @(posedge clk);
58
                       run <= `HIGH;
59
                       // Wait 10ns and assign LSB -> 1
60
                        #10;
61
                       LSB <= 1;
62
                       // Wait 10ns and assign LSB -> 0
63
                        #10;
64
                       LSB <= 0;
```

```
65
                        // Wait 10ns and assign LSB -> 1 and wait 5ns to reset
66
                        #5;
67
                        LSB <= 1;
68
                        #5;
                        reset <= `HIGH;
69
70
                        #5;
                        reset <= `LOW;
71
72
                        // Wait 10ns and assign LSB -> 1
73
                        #10;
74
                        LSB <= 1;
75
                        //Wait for multiplication iteration end
76
                        @(posedge ready);
77
                        run <= `LOW;
78
79
                        // Wait some time
80
81
                        // Stop the simulation
82
83
                        $stop();
84
               end
85
86
       endmodule
```

Control Module Simulation



- ◆ W_ctrl、SRL_ctrl、ADDU_ctrl的postive edge trigger 正常
- ◆ Reset功能正常
- ◆ Run、ready 正常rise、fall

Multiplicand Module

```
module Multiplicand (Multiplicand in, rst, w ctrl, Multiplicand out);
 2
       input rst, w_ctrl;
 3
      input [31:0]Multiplicand_in;
      output reg [31:0]Multiplicand_out;
 4
                                               //any change of input will action
 6
    🛱 always@(*)begin
 7
              if (rst)begin
                                               //reset the output to zero
 8
                      Multiplicand_out <= 0;
               end else if (w ctrl)begin
                                               //if write control on -> output = input
10
                      Multiplicand_out <= Multiplicand_in;
11
               end
     - end
12
13
14
     -endmodule
```

• Multiplicand test bench

```
// Setting timescale
         timescale 10 ns / 1 ns
        // Declarations
         `define LOW
                        1'b0
        `define HIGH
      module tb_Multiplicand;
  9
 10
                // Inputs
 11
                reg Reset = `LOW;
                reg W_ctrl = `LOW;
 12
 13
                reg [31:0] Multiplicand_in = 32'b0;
 14
 15
                // Outputs
 16
                wire [31:0] Multiplicand_out;
 18
                // Clock
 19
                reg clk = `LOW;
 20
 21
                // Instantiate the Unit Under Test (UUT)
 22
                Multiplicand UUT (
 23
                        // Outputs
 24
                        .Multiplicand out (Multiplicand out) ,
 25
                        // Inputs
 26
                         .Multiplicand_in(Multiplicand_in),
 27
                         .rst(Reset),
 28
                        .w_ctrl(W_ctrl)
 29
 30
 31
                // Generate Clock
 32
                always
 33
                begin : ClockGenerator
 34
                        #1 clk <= ~clk;
                                                // toggle clock signal evergy one timescale delay
 35
37
               initial begin
38
                        // Wait positive edge of clock signal
39
                       @(posedge clk);
40
                       // Reset UUT
41
42
                       Reset <= `HIGH;
43
                        @(posedge clk);
                       Reset <= `LOW;
45
46
                        // Wait negative edge of clock signal
47
                       @(negedge clk);
48
49
                       // Write data into Multiplicand Register
                       Multiplicand_in <= 32'd125;
                       W_ctrl <= `HIGH;
52
53
                       //Wait 10ns to off W_ctrl and change input
54
                        #10:
                       W_ctrl <= `LOW;
55
56
                       Multiplicand_in <= 32'd100;
                       //Wait 10ns turn on W ctrl
59
                        #10:
                       W_ctrl <= `HIGH;
60
61
62
                       // Wait some time
63
64
                       // Stop the simulation
65
66
                       $stop();
67
               end
68
      L endmodule
```

Multiplicand Module Simulation



- ◆ W_ctrl控制output正常,當W_ctrl = 0時input變動,output維持不變
- ◆ Reset功能正常

ALU Module


```
`define add 6'b001001
1
 2
 3
     module ALU(Src 1, Src 2, ADDU ctrl, ALU Result, ALU Carry);
 4
       //inputs
 5
       input [31:0]Src 1,Src 2;
 6
       input [5:0]ADDU ctrl;
 7
 8
       //outputs
 9
       output reg [31:0]ALU Result;
       output reg ALU Carry;
10
11
     🛱 always@(Src_1 or Src_2 or ADDU_ctrl)begin
12
               //Perform ADDU operation
13
14
     if (ADDU ctrl == `add) begin
15
                        {ALU Carry, ALU Result} <= Src 1 + Src 2;
16
               end else begin
17
                       ALU Result <= 0;
18
                       ALU Carry <= 0;
19
               end
20
21
      - end
     endmodule
22
23
```

ALU test bench

```
1 // Setting timescale
       `timescale 10 ns / 1 ns
    pmodule tb_ALU;
 4
 5
              // Inputs
 6
 7
              reg [5:0]add ctrl = 0;
 8
              reg [31:0]Src_1, Src_2 = 32'b0;
 9
10
              // Outputs
11
              wire [31:0] result;
12
              wire carry;
13
               // Clock
14
              reg clk = 1'b0;
15
16
17
               // Instantiate the Unit Under Test (UUT)
18
     白
               ALU UUT (
                       .Src_1(Src_1),
19
20
                       .Src_2(Src_2),
                       .ADDU_ctrl(add_ctrl),
21
22
                      .ALU_Result(result),
                       .ALU_Carry(carry)
23
24
25
              // Generate Clock
26
27
               alwavs
28
               begin : ClockGenerator
                                             // toggle clock signal evergy one timescale delay
29
                      #1 clk <= ~clk;
30
```

```
32
               initial begin
                        // Wait positive edge of clock signal
33
34
                        @(posedge clk);
35
36
                        // Reset UUT
37
                        Src_1 <= 0;
                        Src_2 <= 0;
38
                        add_ctrl <= 0;
39
40
                        //assign value to input sources
41
42
                        @(posedge clk);
43
                        Src 1 <= 32'h7777 7777;
44
                        Src 2 <= 32'h8888 8888;
45
46
                        //Wait 10ns to give add operation code
47
                        #10;
                        add_ctrl <= 6'b001001;
48
49
50
                        //Wait 10ns, change inputs
                        #10;
52
                        Src_1 <= 32'h8777_7777;
53
54
                        //Wait 10ns, change inputs
55
                        #10;
56
                        Src_2 <= 32'h0111_1111;
57
58
                        // Wait some time
59
                        #2;
60
61
                        // Stop the simulation
62
                        $stop();
63
                end
64
      endmodule
65
```

• ALU Module Simulation



- ◆ 加法功能正常,沒有指令時輸入改變,輸出為0
- ◆ 指令判斷為加法時,輸出為兩個輸入相加
- ◆ carry正常進位

Product Module


```
📮 module Product(Multiplier_in, ALU_Carry, ALU_Result, SRL_ctrl, w_ctrl, ready, rst, clk, Product_out);
 2
       //inputs
       input [31:0]Multiplier_in, ALU_Result;
 4
       input ALU_Carry, SRL_ctrl, w_ctrl, ready, rst, clk;
 5
 6
       //output
       output reg [63:0]Product_out;
       reg [63:0]tempReg;
10
       //the value to check if the multiplier loaded
11
       reg loaded;
     always@(negedge clk)begin
13
                //reset the product register
14
15
                if(rst)begin
16
                         Product out <= 0;
17
                         tempReg <= 0;
                         loaded <= 0;
19
                end else begin
20
                         if (~ready) begin
21
                                 if(~loaded)begin
                                                           //has not load multiplier yet -> put multiplier to the rightmost
22
                                          tempReg[31:0] = Multiplier_in;
                                          Product_out = tempReg;
24
                                 end
     25
                                 else begin
26
27
                                          if(SRL_ctrl)begin
                                                   //if LSB = 1 \rightarrow w_ctrl = 1 \rightarrow add the multiplicand to the leftmost and shift
28
                                                   if (w ctrl)begin
29
                                                           tempReg[63:32] = ALU_Result;
30
                                                           tempReg = tempReg >> 1;
                                                           tempReg[63] = ALU_Carry;
Product_out = tempReg;
31
32
33
                                                   end
34
                                                   //if LSB != 1 \rightarrow w_ctrl = 0 \rightarrow shift right directly
35
                                                   else begin
                                                           tempReg = tempReg >> 1;
36
37
                                                           Product out = tempReg;
38
                                                   end
39
40
41
                                 loaded = 1;
42
                         //if the loop is done -> ready = 1 -> output stays the same
                         end else Product_out <= Product_out;</pre>
43
44
                end
45
      - end
46
       endmodule
```

Product test bench

```
1
       // Setting timescale
        `timescale 10 ns / 1 ns
 3
       'define DELAY
                                                    // # * timescale
 4
 5
 6
       // Declarations
        `define LOW
                        1'b0
 7
8
        `define HIGH
                       1'b1
9
10
     module tb Product;
11
                //inputs
12
                reg [31:0]Multiplier = 32'b0;
                reg [31:0]ALU_Result = 32'b0;
13
                reg ALU_Carry = 0;
reg SRL_ctrl = `LOW;
14
15
                reg w_ctrl = `LOW;
reg reset = `LOW;
16
17
                reg ready = `LOW;
18
19
                //output
20
                wire [63:0]Product;
21
22
                //clock
23
                reg clk = 'LOW;
24
25
                // Instantiate the Unit Under Test (UUT)
26
                Product UUT (
27
                         .Multiplier_in (Multiplier),
28
                         .ALU_Carry (ALU_Carry) ,
                         .ALU_Result (ALU_Result),
29
30
                         .SRL ctrl(SRL ctrl),
                         .w_ctrl(w_ctrl),
31
32
                         .ready (ready),
33
                         .rst (reset),
34
                         .clk(clk),
35
                         .Product_out(Product)
36
                );
37
```

```
// Generate Clock
38
39
              always
              begin : ClockGenerator
40
                                           // toggle clock signal evergy one timescale delay
41
                      #1 clk <= ~clk;
42
               end
44
               initial begin
45
                        // Wait positive edge of clock signal
46
                        @(posedge clk);
47
                        // Reset UUT
48
                        reset <= `HIGH;
49
                        ready <= `LOW;
50
                        Multiplier <= 32'd125;
51
52
                        // Wait negative edge of clock signal and end reset
53
                        @(posedge clk);
54
                        reset = `LOW;
55
56
                        @(posedge clk);
57
                        // Write data into Product Register
58
                        SRL ctrl <= `HIGH;
                        w_ctrl <= `HIGH;
59
                        ALU_Carry <= 0;
60
61
                        ALU Result <= 32'h0000 FFFF;
62
63
                        //Wait 10ns change carry to 1
                        #10;
64
65
                        ALU_Carry <= 1;
66
67
                        //Wait 10ns w ctrl off
68
                        #10;
                        w ctrl <= `LOW;
69
70
71
                        //Wait 5ns change ALU value
72
                        #5:
73
                        ALU_Result <= 32'h0000_7700;
74
75
                        #5;
76
                        ready <= `HIGH;
77
                        // Wait some time
78
                        #10;
79
80
                        // Stop the simulation
81
                        $stop();
82
                end
83
84
      endmodule
```

• Product Module Simulation



- ◆ W_ctrl on時, product左32bits正常輸入ALU結果
- ◆ Shift時,ALU的進位shift正常
- ◆ W_ctrl off時, shift正常,且不輸入ALU結果
- ◆ Ready rise後, product輸出保持

• CompMultiplier Module


```
module CompMultiplier (Product, ready, Multiplicand, Multiplier, run, reset, clk);
2
      //outputs
3
      output [63:0] Product;
4
      output ready;
5
      //inputs
      input [31:0] Multiplicand;
6
      input [31:0] Multiplier;
 7
      input run, reset, clk;
9
      //wires between modules
      wire w_ctrl, SRL_ctrl, ALU_Carry;
10
      wire [31:0]Multiplicand_out, ALU_Result;
11
12
      wire [5:0]ADDU_ctrl;
13
14
      //instantiate Multiplicand Module
15 \(\beta\) Multiplicand multiplicandReg(
16
               .Multiplicand_in (Multiplicand),
17
               .rst(reset),
18
               .w_ctrl(w_ctrl),
19
               .Multiplicand out (Multiplicand out)
20
     -);
21
      //instantiate Control Module
22 | Control controler(
23
              .run(run),
24
              .rst(reset),
25
              .clk(clk),
26
              .LSB(Product[0]),
27
              .w_ctrl(w_ctrl),
28
               .SRL ctrl(SRL ctrl),
29
               .ready (ready),
30
               .ADDU_ctrl (ADDU_ctrl)
31
     -);
32
      //instantiate ALU Module
33
    ALU ALUnit (
34
              .Src_1(Product[63:32]),
35
               .Src 2 (Multiplicand out),
               .ADDU ctrl(ADDU ctrl),
36
37
               .ALU Result (ALU Result),
38
               .ALU_Carry(ALU_Carry)
     -);
39
40
      //instantiate Product Module
41
    Product ProductReg(
42
              .Multiplier_in(Multiplier),
43
               .ALU Carry (ALU Carry),
               .ALU_Result(ALU_Result),
44
               .SRL_ctrl(SRL_ctrl),
45
              .w_ctrl(w_ctrl),
46
47
               .ready(ready),
48
               .rst(reset),
49
               .clk(clk),
50
               .Product_out(Product)
51
     -);
52
     L endmodule
```

CompMultiplier test bench

```
// Setting timescale
                                                                                                                                                                                                                                                                       begin : Preprocess
                       `timescale 10 ns / 1 ns
                                                                                                                                                                                                                                                                                           // Initialize inputs
reset = `LOW;
run = `LOW;
                     // Declarations
                       define DELAY
                                                                                                                                          // # * timescale
                                                                                                                                                                                                                                                                                           Multiplicand
                                                                                                                      "testbench/tb_CompMultiplier.in"
"testbench/tb_CompMultiplier.out"
                       `define INPUT_FILE
                                                                                                                                                                                                                                                                                          Multiplier
                       define OUTPUT_FILE
34
                                                                                                                                                                                                                                                                                           // Initialize testbench files
input_file = $fopen(`INPUT_FILE, "r");
output_file = $fopen(`OUTPUT_FILE);
                     // Declaration
                                                                                             1'b0
                       `define LOW
                                                                                                                                                                                                                                                                                                                                // Wait for global reset to finish
                                                                                                                                                                                                                                                                                           # `DELAY;
                                                                                                                                                                                                                                                                       end
              pmodule tb_CompMultiplier;
                                                                                                                                                                                                                                                                       begin : ClockGenerator
                                              // Inputs
                                                                                                                                                                                                                                                                                           clk <= ~clk;
                                              reg reset;
                                             reg run;
                                              reg [31:0] Multiplicand;
                                                                                                                                                                                                                                                                       always
begin : StimuliProcess
                                            reg [31:0] Multiplier;
                                                                                                                                                                                                                                                                                           // Start testing
while (!$feof(input_file))
                                             // Outputs
48
                                                                                                                                                                                                                                                                                           begin
                                                                                                                                                                                                                                                                                                              $fscanf(input_file, "$x\n", read_data);
8(posedge clk); // Wait clock
{Multiplicand, Multiplier} = read_data;
                                             wire [63:0] Product;
49
                                            wire ready;
51
                                                                                                                                                                                                                                                                                                               reset = `HIGH;
@(posedge clk); // Wait clock
                                                                                                                                                                                                                                103
104
105
106
107
                                              // Clock
                                             reg clk = `LOW;
                                                                                                                                                                                                                                                                                                              @(posedge clk); // Wait clock
run = `HIGH;
                                              // Testbench variables
                                                                                                                                                                                                                                                                                                              @(posedge ready); // Wait ready run = `LOW;
                                              reg [63:0] read_data;
                                                                                                                                                                                                                                109
110
                                              integer input_file;
                                              integer output_file;
                                                                                                                                                                                                                                                                                                                                 // Wait for result stable
                                              integer i;
                                                                                                                                                                                                                                                                                           // Close output file for safety
$fclose(output_file);
                                              // Instantiate the Unit Under Test (UUT)
                                                                                                                                                                                                                                116
117
118
                                              CompMultiplier UUT (
                                                                                                                                                                                                                                                                                           // Stop the simulation
63
                                                                      // Outputs
                                                                     .Product (Product),
64
                                                                      .ready(ready),
65
                                                                      // Inputs
66
                                                                                                                                                                                                                                                                       always @(posedge ready)
                                                                                                                                                                                                                                                                      begin: Monitoring
$\( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \)
                                                                       .Multiplicand (Multiplicand),
                                                                      .Multiplier (Multiplier),
                                                                       .run(run),
                                                                      .reset (reset)
                                                                       .clk(clk)
```

• CompMultiplier Module Simulation

000003EB_00000014 00000100_00000042| ->.in file



- ◆ 兩個乘法結果正確
- ◆ Reset功能正常
- ◆ Ready訊號正常上升、下降

Part II: Implement A 32-bit Unsigned Complete Divider

Control Module

```
1 `define add
                      6'b001001
      `define sub
                    6'b001010
    module Control(run, rst, clk, MSB, w_ctrl, SLL_ctrl, SRL_ctrl, ready, OP_ctrl);
      //inputs
 4
 5
      input run, rst, clk, MSB;
 6
      //outputs
 7
      output reg w_ctrl, SLL_ctrl, SRL_ctrl, ready;
 8
      output reg [5:0]OP_ctrl;
 9
10
     integer counter;
11
12
    always@(posedge clk)begin
13
              //reset
14
               if(rst)begin
                       w_ctrl <= 0;
15
16
                       SLL_ctrl <= 0;
17
                       SRL ctrl <=0;
18
                       ready <= 0;
                       OP ctrl <= 0;
19
20
                       counter <= 0;
21
              end
22
              else if (run) begin
23
                     if(counter < 64)begin
24
                              counter <= counter + 1;
25
                               //stepl: Remainder minus divisor
26
                              if(counter % 2 == 0)begin
27
                                       w_ctrl <= 1;
28
                                       OP ctrl <= `sub;
                                       SLL_ctrl <= 0;
29
30
                              end
31
                               //step2: check the value of remainder
32
                              else if(counter % 2 == 1)begin
33
                                       SLL_ctrl <= 1;
34
                                       //if is negative -> MSB = 1 -> add divisor back and shift
35
                                       if (MSB) begin
36
                                               w ctrl <= 1;
37
                                               OP_ctrl <= `add;
38
39
                                       //if positive -> keep it and shift
40
                                       else begin
                                               w_ctrl <= 0;
41
42
                                               OP_ctrl <= 0;
43
                                       end
44
                               end
45
                       //the last step: shift the remainder right
46
                       end else if (counter == 64)begin
47
                              SRL_ctrl <= 1;</pre>
48
                               SLL_ctrl <= 0;
                               counter <= counter +1;
49
50
                       end else ready <= 1;
     end
endmodule
52
```

Control test bench

```
initial begin
                                                                                                     // Wait positive edge of clock signal
        // Setting timescale
                                                                                                    @(posedge clk);
        `timescale 10 ns / 1 ns
                                                                                                     // Reset UUT
                                                       // # * timescale
        'define DELAY
                                                                                                    reset <= `HIGH;
run <= `LOW;</pre>
        // Declarations
                                                                                                     // End reset
                       1'b0
1'b1
        `define LOW
                                                                                                     @(posedge clk);
        `define HIGH
                                                                              57
                                                                                                     //set run to 1
                                                                                                    @(posedge clk);
run <= `HIGH;</pre>
                                                                              58
11
     module tb_Control;
                                                                              59
12
13
                                                                              60
                                                                                                     // Wait 10ns and assign LSB -> 1
                 //inputs
14
15
                 reg run = `LOW;
                                                                                                     MSB <= 1;
                 reg reset = `LOW;
                                                                              63
                                                                                                     // Wait 10ns and assign LSB -> 0
                                                                                                     #10;
                                                                              64
16
                 reg MSB = 0;
                                                                              65
                                                                                                     MSB <= 0;
17
                                                                                                     // Wait 10ns and assign LSB -> 1 and wait 5ns to reset
18
                 //outputs
19
20
                                                                                                     MSB <= 1;
                                                                                                     #5;
                 wire w_ctrl, ready, SRL_ctrl, SLL_ctrl;
                                                                                                    reset <= `HIGH:
21
22
                 wire [5:0]OP_ctrl;
                                                                                                     #5;
                                                                                                     reset <= `LOW;
23
                 // Clock
                                                                                                     // Wait 10ns and assign LSB -> 1
                 reg clk = `LOW;
24
                                                                                                     MSB <= 1:
                                                                                                     //Wait for multiplication iteration end
26
                 Control UUT (
                                                                                                    @(posedge ready);
run <= `LOW;</pre>
27
28
29
30
31
                          //inputs
                                                                              78
                           .run(run).
                                                                                                     // Wait some time
                           .rst(reset),
                                                                              81
                           .clk(clk),
                           .MSB (MSB),
                                                                              83
84
                                                                                                     // Stop the simulation
32
                           //outputs
                                                                                                     $stop();
33
                           .w_ctrl(w_ctrl),
34
                           .SRL_ctrl(SRL_ctrl),
                                                                                   L endmodule
35
                           .SLL_ctrl(SLL_ctrl),
                           .ready (ready),
37
                           .OP_ctrl(OP_ctrl)
38
39
                 // Generate Clock
41
                 always
42
                 begin : ClockGenerator
43
                          #1 clk <= ~clk:
                 end
```

Control Simulation



- ◆ Reset功能正常
- ◆ Loop結束,ready訊號正常上升
- ◆ Controller每個loop的兩個步驟都正常執行

Divisor Module

```
module Divisor(Divisor_in, rst, w_ctrl, Divisor_out);
       input rst, w ctrl;
3
      input [31:0] Divisor in;
      output reg [31:0]Divisor_out;
 5
    □ always@(*)begin
                                              //any change of input will action
                                              //reset the output to zero
 7
              if(rst)begin
 8
                      Divisor out <= 0;
 9
              end else if (w ctrl)begin
                                              //if write control on -> output = input
                      Divisor_out <= Divisor_in;
10
11
               end
     end
12
13
     endmodule
14
```

*因為跟Partl的Multiplicand Module幾乎一樣,加上報告空間不足,所以就沒有做Divisor Module的test bench


ALU Module

```
`define addu 6'b001001
       'define subu 6'b001010
2
3
    module ALU(Src_1, Src_2, OP_ctrl, ALU_Result, ALU_Carry);
4
5
      //inputs
6
      input [31:0]Src_1, Src_2;
7
      input [5:0]OP ctrl;
8
9
      //outputs
10
      output reg [31:0]ALU_Result;
11
      output reg ALU Carry;
12
13
    always@(*)begin
14
              //check the operation code
15
    白
              case (OP_ctrl)
16
                       `addu:
                              //perform add unsigned operation
17
                               {ALU_Carry, ALU_Result} <= Src_1 + Src_2;
18
                              //perform sub unsigned opoeration
19
                               {ALU_Carry, ALU_Result} <= Src_1 - Src_2;
20
                       default:
                               {ALU_Carry, ALU_Result} <= 0;
21
22
               endcase
23
24
      -end
     endmodule
```

ALU test bench

```
// Setting timescale
`timescale 10 ns / 1 ns
`define sub 6'b001010
`define add 6'b001001
      module tb_ALU;
                   reg [5:0]OP_ctrl = 0;
reg [31:0]Src_1, Src_2 = 32'b0;
10
                    // Outputs
12
13
14
15
16
17
18
19
20
21
                    wire [31:0] result;
                    wire carry;
                    // Clock
                    reg clk = 1'b0;
                    // Instantiate the Unit Under Test (UUT)
                               Src_1(Src_1),
.Src_2(Src_2),
.OP_ctrl(OP_ctrl),
.ALU_Result(result),
.ALU_Carry(carry)
// Generate Clock
                    always
                    begin : ClockGenerator
                                                             // toggle clock signal evergy one timescale delay
                               #1 clk <= ~clk;
                    initial begin
                                // Wait positive edge of clock signal
                               @(posedge clk);
                               // Reset UUT
                               Src_1 <= 0;
Src_2 <= 0;
OP_ctr1 <= 0;
                               //assign value to input sources
                               @(posedge clk);
Src_1 <= 32'h0000_000f;</pre>
                               #10;
Src_2 <= 32'h1;
OP_ctrl <= `sub;</pre>
                               //Wait 10ns, change inputs
                               #10;
Src 2 <= 32'h0;
                               OP_ctrl <= 0;
                               //Wait 10ns, change inputs
56
57
58
                               #10;
Src 2 <= 32'h1;
                               OP_ctrl <= `sub;
60
                                #10:
                               OP_ctrl <= `add;
61
62
63
                                // Wait some time
64
                                #2;
65
                               // Stop the simulation
66
67
                                $stop();
68
                    end
```

• ALU Simulation




Remainder Module

```
🛱 module Remainder(Dividend_in, ALU_Carry, ALU_Result, SLL_ctrl, SRL_ctrl, w_ctrl, ready, rst, clk, Remainder_out);
       //inputs
 3
       input [31:0]Dividend_in, ALU_Result;
       input ALU_Carry, SLL_ctrl, SRL_ctrl, w_ctrl, ready, rst, clk;
 4
 5
       output reg [63:0]Remainder_out;
 6
       reg [63:0]tempReg;
 8
       //the value to check if the devidend loaded
 9
      reg loaded;
10
11
     always@(negedge clk)begin
               //reset the product register
12
13
               if (rst)begin
                        Remainder_out <= 0;
14
15
                        tempReg <= 0;
                       loaded <= 0;
17
               end else begin
    自
18
                        if (~ready) begin
19
                                if (~loaded) begin
20
                                        //has not load multiplier yet -> put dividend to the rightmost and shift left 1
21
                                        tempReg[32:1] = Dividend_in;
22
                                        Remainder_out = tempReg;
23
                                end
24
                                else begin
25
                                        //step2 of the controller
                                        if (SLL_ctrl) begin
27
                                                 //if MSB = 1 -> w_ctrl = 1 -> add the divisor back to the leftmost and shift
28
                                                 if (w_ctrl) begin
                                                         tempReg[63:32] = ALU_Result;
30
                                                         tempReg = tempReg << 1;</pre>
31
                                                         tempReg[0] = 1'b0;  //fill right most bit with 0
32
                                                         Remainder out = tempReg;
33
34
                                                 //if MSB != 1 \rightarrow w_ctrl = 0 \rightarrow move and shift
35
                                                 else begin
                                                         tempReg = tempReg << 1;</pre>
36
37
                                                         tempReg[0] = 1'bl; //fill right most bit with 1
38
                                                         Remainder out = tempReg;
                                                 end
39
40
                                        end
                                         //stepl of the controller
41
42
                                        //no shift left
43
                                        else begin
44
                                                 if (SRL ctrl) begin
                                                         Remainder out[62:32] = tempReg[63:33];
45
46
                                                         Remainder_out[63] = 1'b0;
47
                                                 end
48
                                                 else if (w_ctrl) begin
49
                                                         tempReg[63:32] = ALU Result;
50
                                                         Remainder_out = tempReg;
51
                                                 end
52
                                        end
53
                                end
54
                                loaded = 1;
55
                        //if the loop is done -> ready = 1 -> output stays the same
56
                        end else Remainder_out <= Remainder_out;</pre>
57
                end
     end
endmodule
58
59
```

• Remainder test bench

```
// Setting timescale
                                                                                       initial begin
        `timescale 10 ns / 1 ns
                                                                       49
                                                                                                // Wait positive edge of clock signal
                                                                                                @(posedge clk);
        `define DELAY
                                                   // # * timescale
                                                                                                // Reset UUT
                                                                                               reset <= `HIGH;
ready <= `LOW;</pre>
       // Declarations
                        1'b0
        `define LOW
                                                                                                SLL_ctrl <= `LOW;
        `define HIGH
                        1'b1
                                                                                                SRL_ctrl <= `LOW;
                                                                                                w ctrl <= `LOW;
     module tb_Product;
10
                                                                                                11
                //inputs
                                                                       59
                                                                                                // Wait positive edge of clock signal and end reset
                reg [31:0]Dividend = 32'b0;
                                                                                               @(posedge clk);
reset = `LOW;
                                                                       60
                reg [31:0]ALU_Result = 32'b0;
                                                                       61
               reg ALU_Carry = 0;
reg SRL_ctrl = `LOW;
reg SLL_ctrl = `LOW;
                                                                       62
15
                                                                       63
                                                                                                @(posedge clk);
                                                                       64
                                                                                                // Write data into Product Register
                reg w_ctrl = `LOW;
reg reset = `LOW;
                                                                                                w_ctrl <= `HIGH;
                                                                                                ALU Carry <= 0;
                reg ready = `LOW;
19
                                                                                                ALU_Result <= 32'h0000_FFFF;
20
                //output
21
                wire [63:0]Remainder;
                                                                                                //Wait positive edge of clk and SLL on
                                                                                                @(posedge clk);
23
                //clock
                                                                                                SLL ctrl <= `HIGH;
                reg clk = `LOW;
                                                                       72
                                                                       73
                                                                                                //Wait positive edge of clk w_ctrl off
25
                                                                                                @(posedge clk);
                // Instantiate the Unit Under Test (UUT)
                                                                       75
76
                                                                                                w_ctrl <= `LOW;
     中
                Remainder UUT (
28
                         //inputs
                                                                                                //Wait positive edge of clk and SLL off
                         .Dividend_in(Dividend),
29
                                                                                                @(posedge clk);
30
                         .ALU_Carry (ALU_Carry),
                                                                       79
                                                                                                SLL_ctrl <= `LOW;
                         .ALU Result (ALU Result),
                                                                       80
32
                         .SLL_ctrl(SLL_ctrl),
                                                                       81
                                                                                                //Wait positive edge of clk and SRL on
                         .SRL_ctrl(SRL_ctrl),
33
                                                                                                @(posedge clk);
34
                         .w_ctrl(w_ctrl),
                                                                                                SRL_ctrl <= `HIGH;
35
                         .ready(ready),
                         .rst(reset),
                                                                                                //Wait positive edge of clk and ready
                         .clk(clk),
37
                                                                                                @(posedge clk);
38
                         //output
                                                                                                ready <= `HIGH;
39
                         .Remainder_out(Remainder)
                                                                       88
                                                                                                // Wait some time
                );
                                                                       89
                                                                                                #10:
41
                                                                       90
                // Generate Clock
42
                                                                                                // Stop the simulation
                                                                       91
                                                                       92 🔷
43
                always
                                                                                                $stop();
     阜
                begin : ClockGenerator
                                                                       93
                                                                                       end
                                                                       94
                         #1 clk <= ~clk;
                                                                               endmodule
46
                end
```

Remainder Simulation



- ◆ Reset功能正常
- ◆ ready訊號正常上升,且ready後輸出訊號保持
- ◆ Shift left & right正常
- ◆ Negative edge trigger運作正常


CompDivider Module

```
module CompDivider(Quotient, Remainder, ready, Dividend, Divisor, run, reset, clk);
      //outputs
 3
       output [31:0]Quotient, Remainder;
 4
      output ready;
 5
       //inputs
      input [31:0]Dividend, Divisor;
 7
      input run, reset, clk;
      //wires between the modules
      wire [63:0]Remainder out;
10
      wire [31:0]Divisor_out, ALU_Result;
     wire [5:0]OP_ctrl;
wire ALU_Carry, w_ctrl, SLL_ctrl, SRL_ctrl;
11
12
13
      //instantiate ALU
14
15 ALU ALUnit (
16
               .Src_1(Remainder_out[63:32]),
17
               .Src 2(Divisor out),
18
               .OP ctrl(OP ctrl),
               .ALU Result (ALU_Result),
19
20
               .ALU Carry (ALU Carry)
21 -);
22 //instantiate Divisor register
23 Divisor DivisorReg(
24
               .Divisor_in(Divisor),
25
               .rst(reset),
26
                .w ctrl(w ctrl),
27
                .Divisor_out(Divisor_out)
28 -);
29 //instantiate Controller
.run(run),
               .rst(reset),
32
33
               .clk(clk),
34
              .MSB(Remainder_out[63]),
              .w_ctrl(w_ctrl),
35
               .SLL_ctrl(SLL_ctrl),
37
               .SRL_ctrl(SRL_ctrl),
38
               .ready (ready),
39
               .OP_ctrl(OP_ctrl)
40 -);
41 //instantiate Remainder register
42 PRemainder RemainderReg(
43
            .Dividend_in(Dividend),
44
              .ALU_Carry (ALU_Carry),
45
              .ALU_Result(ALU_Result),
               .SLL_ctrl(SLL_ctrl),
46
47
               .SRL_ctrl(SRL_ctrl),
48
               .w ctrl(w ctrl),
49
               .ready (ready),
50
               .rst(reset),
51
               .clk(clk),
               .Remainder_out(Remainder_out)
//assign the value to remainder & Quotient by the value in 64-bit Remainder register
assign Remainder = Remainder_out[63:32];
assign Quotient = Remainder_out[31:0];
57 endmodule
```

CompDivider testbench

```
// Setting timescale
                                                                                                                 76 77 78 77 80 81 82 83 84 85 86 87 99 90 91 102 103 104 105 106 107 108 111 115 116 117 118 119 120 121 123 124 125 126
                                                                                                                                      begin : Preprocess
           `timescale 10 ns / 1 ns
                                                                                                                                                // Initialize inputs
Reset = Lo
          // Declarations
                                                                                                                                                Run
Dividend_in
32
33
           `define DELAY
`define INPUT_FILE
                                                                      // # * timescale
                                                          "testbench/tb_CompDivider.in"
"testbench/tb_CompDivider.out"
                                                                                                                                                Divisor_in
           define OUTPUT_FILE
                                                                                                                                                // Initialize testbench files
input file = $fopen(`INPUT_FILE, "r");
output_file = $fopen(`OUTPUT_FILE);
35
36
           // Declaration
38
39
           `define HIGH
                                                                                                                                                                    // Wait for global reset to finish
       module tb_CompDivider;
41
                                                                                                                                     begin : ClockGenerator
                      // Inputs
42
                      reg Reset;
44
45
                      reg Run;
                      reg [31:0] Dividend in:
                      reg [31:0] Divisor_in;
                                                                                                                                     always
begin : StimuliProcess
                                                                                                                                                // Start testing
48
                      // Outputs
                                                                                                                                                while (!$feof(input_file))
                      wire [31:0] Quotient_out;
                                                                                                                                                          $fscanf(input_file, "%x\n", read_data);
@(posedge clk); // Wait clock
{Dividend_in, Divisor_in} = read_data;
Reset = 'HIGH;
50
51
                      wire [31:0] Remainder_out;
                      wire Ready;
                                                                                                                                                          Reset = `HIGH;
@(posedge clk); // Wait clock
53
54
55
                      // Clock
                      reg clk = `LOW;
                                                                                                                                                          Reset =
                                                                                                                                                          Reset = LOW;
@(posedge clk); // Wait clock
Run = `HIGH;
56
57
58
                      // Testbench variables
                                                                                                                                                          @(posedge Ready);  // Wait ready
Run = `LOW;
                      reg [63:0] read data;
                      integer input file;
59
                       integer output_file;
60
                      integer i;
                                                                                                                                                # `DELAY:
                                                                                                                                                                    // Wait for result stable
61
                       // Instantiate the Unit Under Test (UUT)
                                                                                                                                                // Close output file for safety
63
64
                      CompDivider UUT (
                                                                                                                                                $fclose(output_file);
                                  // Outputs
                                   .Quotient(Quotient_out),
                                                                                                                                                $stop();
66
67
                                   .Remainder (Remainder_out),
                                   .ready(Ready),
                                   // Inputs
                                                                                                                                      always @(posedge Ready)
69
70
                                   .Dividend(Dividend_in),
                                                                                                                                      begin : Monitoring
                                                                                                                                                Sdisplay("Dividend_in:%d, Divisor_in:%d", Dividend_in, Divisor_in);
$display("Quotient_out:%d, Remainder_out:%d", Quotient_out, Remaind
%fdisplay(output_file, "%x_%x", Quotient_out, Remainder_out);
                                   .Divisor(Divisor_in),
                                   .reset (Reset).
                                   .clk(clk)
```

CompDivider Simulation



. [fff.]00.] [ff

🤳 tb_CompDivider.in - 記事本

- 兩個除法結果正確
- Reset功能正常
- Ready訊號正常上升、下降

Conclusion and insights

這次PA做的是乘法器和除法器,雖然在課堂上教的乘法和除法的概念都理解的不錯,但是真的要用verilog打出來也是有一點挑戰性,尤其是把每個module分開打的部分,因為又比上次的作業多了點判斷還有loop的部分,一開始困擾了我一下,但經過許久的思考後還是成功了,也蠻有成就感的。

乘法器的部分,因為第一個loop是把乘數放進去Product的暫存器最右邊的32個bits,所以總共是33個loop,比上課教的多了一個loop,而除法器的部分,因為每個loop的最一開始都要讓被除數去減除數,然後再去判斷結果是不是大於零,而要讓controller判斷的話,減出來的結果勢必也要讓Remainder module輸出成一個state才能給controller判斷,最後我的解決方法就是讓演算法的每一個loop在controller中分成兩個loop來進行,基數的loop會進行被除數減除數的運算,並且將結果存進暫存器,偶數的loop會對所上一個loop進行的減法結果是不是正數,然後再進行shift,所以在controller內,原本演算法中的32個loop實際上會變成64個loop,而在最後還會再往右shift一次。在除法器的loop這邊思考很久有沒有辦法就真的只用32或多一點點的loop就能做出來,但沒想出甚麼比較不複雜的解法,還好最後採用的這個方法我自己覺得也是繼不錯的。

這次除了最後完整的乘法器和除法器有給test bench以外,其他個別的module的test module都要自己打,原本以為要向之前的一樣要從外面讀.in檔,還好助教有給簡易版本的,雖然我還是覺得打test bench有點累有點辛苦,不過經過這次打了這麼多的test bench,也算是更加了解要怎麼去自己寫出test bench來測試各個module的運作了。

這次在打的時候會犯一些粗心的錯,像是在最後完整的除法器的module要將個別的module接起來的時候,沒填到一個參數,在compile的時候也沒有報錯,害我除錯除了很久,下次在做的時候要再細心一點。