





Computer Organization & Design 实验与课程设计

实验十一

多周期CPU设计-控制器设计

施青松

Asso. Prof. Shi Qingsong College of Computer Science and Technology, Zhejiang University zjsqs@zju.edu.cn

Course Outline



实验目的与实验环境

实验任务

实验原理

实验操作与实现

淅沙人学系统结构与系统软件实验室

实验目的



- 深入运用寄存器传输控制技术
- 2. 掌握CPU核心: 指令执行过程与控制流关系
- 3. 设计多周期数据通路控制器
- 4. 测试方案的设计
- 5. 测试程序的设计

实验环境



□实验设备

- 1. 计算机(Intel Core i5以上,4GB内存以上)系统
- 2. 计算机软硬件课程贯通教学实验系统(Sword)
- 3. Xilinx ISE14.4及以上开发工具

□材料

无

计算机软硬件课程贯通教学实验系统





- ▼ 标准接口 支持基本计算机系统实现
 - 12位VGA接口(RGB656)、USB-HID(键盘)
- ▼ 通讯接口 支持数据传输、调试和网络
 - UART接口、 10M/100M/1000M以太网、 SFP光纤接口
- ▼ 扩展接口 支持外存、多媒体和个性化设备

MicroSD(TF) 、 PMOD、 HDMI、 Arduino

贯通教学实验平台主要参数

▼ 核心芯片

Xilinx KintexTM-7系列的XC7K160/325资源:

162,240个, Slice: 25350, 片内存储: 11.7Mb

▼ 存储体系 支持32位存储层次体系结构

6MB SRAM静态存储器: 支持32Data, 16位TAG

512M BDDR3动态存储: 支持32Data

32MB NOR Flash存储 : 支持32位Data

▼ 基本接口 支持微机原理、SOC或微处理器简单应用 4×5+1矩阵按键、16位滑动开关、16位LED、8

位七段数码管





系统结构与系统软件实验到

Course Outline



实验目的与实验环境

实验任务

实验原理

实验操作与实现

洲沙太学系统结构与系统软件实验室

实验任务



1. 设计9+条指令的控制器

- ■用硬件描述语言设计实现控制器
 - □ 此实验在Exp10的基础上完成

2. 设计控制器测试方案:

- OP译码测试: R-格式、访存指令、分支指令,转移指令
- 运算控制测试: Function译码测试

3. 设计控制器测试程序

Course Outline



实验目的与实验环境

实验任务

实验原理

实验操作与实现


浙江大学系统结构与系统软件实验室

CPU organization



□ Digital circuit

General circuits that controls logical event with logical gates Hardware



□ Computer organization


Special circuits that processes logical action with instructions
 -Software



多周期数据通路结构:兼容9-23+指令



- □找出指令的通路: 5+1个MUX
 - 比单周期增加了什么通道?



多周期数据通路模块: MDPath



□数据通路

- CPU主要部件之一
- 寄存器传输控制对象: 通用数据通路

□基本功能

- ■具有通用计算功能的算术逻辑部件
- ■具有通用目的寄存器
- ■具有通用计数所需的尽可能的路径

□重要信号

- Inst R: 指令寄存器输出
- PC_Current: 当前PC(PC+4)
- M_addr: 存储器地址
- Branch: $=1 \rightarrow beq$; $=0 \rightarrow bne$
- PCWriteCond: Branch指令




数据通路接口参考- MDPath.v



module

```
MDPath(input clk,
       input reset,
                                  //外部输入=1
        input MIO ready,
        input IorD,
        input IRWrite,
                                  //预留到2位
        input[1:0] RegDst,
        input RegWrite,
        input[1:0]MemtoReg,
                                  //预留到2位
        input ALUSrcA,
        input[1:0]ALUSrcB,
        input[1:0]PCSource,
                                  //4选1控制
        input PCWrite,
        input PCWriteCond,
        input Branch,
        input[2:0]ALU_operation,
       output[31:0]PC_Current,
       input[31:0]data2CPU,
       output[31:0]Inst,
       output[31:0]data_out,
       output[31:0]M addr,
       output zero,
       output overflow
```



endmodule



控制器设计方案



□控制器实现有多种方法


- 状态转换实现:
 - □状态表→状态方程→激励方程→HDL描述
 - □ 或状态表→ HDL行为描述
- 激励方程和输出信号:
 - □ HDL直接描述
 - □ ROM/ PLA (教材光盘)
 - □ MUX
 - □门电路

□这里根据时序电路的一般设计流程分析

- 实现时可以选用任意一种方法。建议:
 - □9+条指令不是非常复杂,用激励方程HDL描述实现
 - □指令较多时用HDL直接描述状态表实现

控制器与控制对象





浙江大学


计算机学院 系统结构与系统软件实验室

9+指令的状态机:根据设计指令画出



asking the students to complete the corresponding state truth table

□ 根据数据通路设计所有指令状态机





计算机学院

状态编码与分配



- □ 根据状态图可知10个状态需要4位状态变量表示
- □ 实验选用4个D触发器存储状态变量
- □ 状态编码有多种编码方法,不唯一。这里采用与教材一致 的顺序状态编码,不是最佳方案:

7 7 7 7 8	触发器状态分配	
状态		备注
V 4.2.	$Q_{3n} Q_{2n} Q_{1n} Q_{0n}$	
0	0 0 0 0	
1	0 0 0 1	
2	0 0 1 0	
3	0 0 1 1	
4	0 1 0 0	
5	0 1 0 1	
6	0 1 1 0	
7	0 1 1 1	
8	1 0 0 0	
9	1 0 0 1	



状态转换表/次态表



□ 根据状态图和输入变量OP₀~OP₅写出状态转换表

- 4个状态变量共有16个状态,其中1010~1111六个状态为非工作状态
- 操作码有6个变量,共2⁶=64个最小项组合,只有5种组合为有效输入 ,其余为无效输入,可作任意项考虑。

 	现 态	输 入(指令操作码)	次态	备注
序号	$Q_{3n} Q_{2n} Q_{1n} Q_{0n}$	Op5 Op4 Op3 Op2 Op1 Op0	$Q_{3n+1} Q_{2n+1} Q_{1n+1} Q_{0n-1}$	+1
0	0 0 0 0	X X X X X X	0 0 0 1	1 Op无关
		0 0 0 0 0 0	0 1 1 0	6 R-type
1	0 0 0 1	1 0 x 0 1 1	0 0 1 0	2 L/S
1	0 0 0 1	0 0 0 1 0 0	1 0 0 0	8 Beq
		0 0 0 0 1 0	1 0 0 1	9 Jump
2	0 0 1 0	1 0 0 0 1 1	0 0 1 1	3 Load
	0 0 1 0	1 0 1 0 1 1	0 1 0 1	5 Store
3	0 0 1 1	1 0 0 0 1 1	0 1 0 0	4 Load
4	0 1 0 0	1 0 0 0 1 1	0 0 0 0	0 Load
5	0 1 0 1	1 0 1 0 1 1	0 0 0 0	0 Store
6	0 1 1 0	0 0 0 0 0 0	0 1 1 1	7 R-type
7	0 1 1 1	0 0 0 0 0 0	0 0 0 0	0 R-type
8	1 0 0 0	0 0 0 1 0 0	0 0 0 0	0 Beq
9	1 0 0 1	0 0 0 0 1 0	0 0 0 0	0 Jump

浙江大学 计算机学院 系统结构与系统软件实验室

状态方程



□ 根据状态转换表可以写出状态方程如下:

```
Q_{3n+1} = State1 (Beq + Jump)
\mathbf{Q}_{2n+1} = State1 \ Rtype + State2 \ Store + State3 \ Load + State6 \ Rtype
Q_{ln+1} = State1 (Rtype + LS) + State2 Load + State6 Rtype
\mathbf{Q}_{0n+1} = State0 + State1 Jump + State2 Load + State2 Store + State6 Rtype
\mathbf{Q}_{3n+1} = \mathbf{Q}_{3n}\mathbf{Q}_{2n}\mathbf{Q}_{1n}\mathbf{Q}_{0n} (\mathbf{0}_{p_5}\mathbf{0}_{p_4}\mathbf{0}_{p_3}\mathbf{0}_{p_2}\mathbf{0}_{p_1}\mathbf{0}_{p_0} + \mathbf{0}_{p_5}\mathbf{0}_{p_4}\mathbf{0}_{p_3}\mathbf{0}_{p_2}\mathbf{0}_{p_1}\mathbf{0}_{p_0})
\mathbf{Q}_{2n+1} = \mathbf{Q}_{3n}\mathbf{Q}_{2n}\mathbf{Q}_{1n}\mathbf{Q}_{0n}\mathbf{O}p_5\mathbf{O}p_4\mathbf{O}p_3\mathbf{O}p_2\mathbf{O}p_1\mathbf{O}p_0 + \mathbf{Q}_{3n}\mathbf{Q}_{2n}\mathbf{Q}_{1n}\mathbf{Q}_{0n}\mathbf{O}p_5\mathbf{O}p_4\mathbf{O}p_3\mathbf{O}p_2\mathbf{O}p_1\mathbf{O}p_0 + \mathbf{Q}_{3n}\mathbf{Q}_{2n}\mathbf{Q}_{1n}\mathbf{Q}_{0n}\mathbf{O}p_5\mathbf{O}p_4\mathbf{O}p_3\mathbf{O}p_2\mathbf{O}p_1\mathbf{O}p_0 + \mathbf{Q}_{3n}\mathbf{Q}_{2n}\mathbf{Q}_{1n}\mathbf{Q}_{0n}\mathbf{O}p_5\mathbf{O}p_4\mathbf{O}p_3\mathbf{O}p_2\mathbf{O}p_1\mathbf{O}p_0 + \mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_{3n}\mathbf{Q}_
                                                                                                    Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 \ + \ Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0
\mathbf{Q}_{1n} + \mathbf{1} = \overline{\mathbf{Q}}_{3n} \overline{\mathbf{Q}}_{2n} \overline{\mathbf{Q}}_{1n} \mathbf{Q}_{0n} (\overline{\mathbf{0}} \mathbf{p}_5 \overline{\mathbf{0}} \mathbf{p}_4 \overline{\mathbf{0}} \mathbf{p}_3 \overline{\mathbf{0}} \mathbf{p}_2 \overline{\mathbf{0}} \mathbf{p}_1 \overline{\mathbf{0}} \mathbf{p}_0 + \mathbf{0} \mathbf{p}_5 \overline{\mathbf{0}} \mathbf{p}_4 \overline{\mathbf{0}} \mathbf{p}_2 \mathbf{0} \mathbf{p}_1 \mathbf{0} \mathbf{p}_0) +
                                                                                                    \overline{Q_{3n}Q_{2n}Q_{1n}Q_{0n}Q_{p_5}Q_{p_4}Q_{p_3}Q_{p_2}Q_{p_1}Q_{p_0}} + \overline{Q_{3n}Q_{2n}Q_{1n}Q_{0n}Q_{p_5}Q_{p_5}Q_{p_3}Q_{p_2}Q_{p_1}Q_{p_0}
\mathbf{Q}_{0n + 1} = \mathbf{Q}_{3n}\mathbf{Q}_{2n}\mathbf{Q}_{1n}\mathbf{Q}_{0n} + \mathbf{Q}_{3n}\mathbf{Q}_{2n}\mathbf{Q}_{1n}\mathbf{Q}_{0n}\mathbf{O}_{p_5}\mathbf{O}_{p_4}\mathbf{O}_{p_3}\mathbf{O}_{p_2}\mathbf{O}_{p_1}\mathbf{O}_{p_0} +
                                                                                                    Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 + Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 + Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 + Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 + Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 + Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 + Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 + Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0 + Q_{3n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2
                                                                                                    Q_{3n}Q_{2n}Q_{1n}Q_{0n}Op_5Op_4Op_3Op_2Op_1Op_0
```

□ Op₄全是"0"可以简化,但意义不大



激励方程



□ 根据D触发器特征方程和状态方程可得D触发器激励函数:

```
\begin{array}{lll} D_3 &=& \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}Qon\left(\overline{O}p_5\overline{O}p_4\overline{O}p_3Op_2\overline{O}p_1\overline{O}p_0 \right. + \overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1\overline{O}p_0)\\ D_2 &=& \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}Qon\overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2\overline{O}p_1\overline{O}p_0 + \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}onOp_5\overline{O}p_4Op_3\overline{O}p_2Op_1Op_0 + \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}onOp_5\overline{O}p_4Op_3\overline{O}p_2Op_1Op_0 + \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}onOp_5\overline{O}p_4\overline{O}p_3\overline{O}p_2\overline{O}p_1\overline{O}p_0\\ D_1 &=& \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}Qon\left(\overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2\overline{O}p_1\overline{O}p_0 + Op_5\overline{O}p_4\overline{N}\overline{O}p_2Op_1Op_0\right) + \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}onOp_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1Op_0 + \overline{Q}_{3n}Q_{2n}Q_{1n}\overline{Q}on\overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2\overline{O}p_1\overline{O}p_0\\ D_0 &=& \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}\overline{Q}on + \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}Qon\overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1Op_0 + \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}o_nOp_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1Op_0 + \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}o_nOp_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1Op_0 + \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}o_nOp_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1Op_0\\ D_3 &=& Statel\left(Beq + Jump\right)\\ D_2 &=& Statel\left(Rtype + State2 \ Store + State3 \ Load + State6 \ Rtype\\ D_1 &=& State0 + State1 \ Jump + State2 \ Load + State2 \ Store + State6 \ Rtype\\ D_0 &=& State0 + State1 \ Jump + State2 \ Load + State2 \ Store + State6 \ Rtype\\ \end{array}
```

□ 这一步完成了状态转换的设计

- 根据D触发器激励方程可以画出状态转换逻辑
- 现代工程设计已经不需要自己求解
 - □EDA综合器会自动综合



状态激励表



□ 也可以根据D触发器特征和状态表得到状态激励表

- 和状态表类同,仅输出是触发器输入D,一般用状态方程配方
- 输出真值信号太多,需要另列
 - □ 采用Moore状态机,输出仅与状态有关

	= /[C/]TV10010				
序号	现 态	输 入(指令操作码)	/ D触发器输入	输出	备注
17 G	$Q_{3n} Q_{2n} Q_{1n} Q_{0n}$	Op5 Op4 Op3 Op2 Op1 Op0	$D_3 D_2 D_1 D_0$	另列	
0	0 0 0 0	\mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x}	0 0 0 1		Op无关
		0 0 0 0 0 0	0 1 1 0		R-type
1	0 0 0 1	1 0 x 0 1 1	0 0 1 0		L/S
1	0 0 0 1	0 0 0 1 0 0	1 0 0 0		Beq
		0 0 0 0 1 0	1 0 0 1		Jump
2	0 0 1 0	1 0 0 0 1 1	0 0 1 1		Load
	0 0 1 0	1 0 1 0 1 1	0 1 0 1		Store
3	0 0 1 1	1 0 0 0 1 1	0 1 0 0		Load
4	0 1 0 0	1 0 0 0 1 1	0 0 0 0		Load
5	0 1 0 1	1 0 1 0 1 1	0 0 0 0		Store
6	0 1 1 0	0 0 0 0 0 0	0 1 1 1		R-type
7	0 1 1 1	0 0 0 0 0 0	0 0 0 0		R-type
8	1 0 0 0	0 0 0 1 0 0	0 0 0 0		Beq
9	1 0 0 1	0 0 0 0 1 0	0 0 0 0		Jump

浙江大学 计算机学院 系统结构与系统软件实验室

输出信号真值表(状态激励表另列部分)



□ 根据状态图和多周期数据通路控制要求信号真值表如下:

输入Q_{3n} Q_{2n} Q_{1n} Q_{0n} (当前状态—现态)										
0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	输出控制信号
IF	ID	MEN-Ex	MEN-RD	LW_WB	MEM_W	R_Exc	R_WB	Beq_Exc	J	
1	0	0	0	0	0	0	0	0	1	PCWrite
0	0	0	0	0	0	0	0	1	0	PCWriteCond
0	0	0	1	0	1	0	0	0	0	IorD
1	0	0	1	0	0	0	0	0	0	MemRead
0	0	0	0	0	1	0	0	0	0	MemWrite
1	0	0	0	0	0	0	0	0	0	IRWrite
0	0	0	0	1	0	0	0	0	0	MemtoReg
0	0	0	0	0	0	0	0	0	1	PCSource1
0	0	0	0	0	0	0	0	1	0	PCSource0
0	0	0	0	0	0	1	0	0	0	ALUOp1
0	0	0	0	0	0	0	0	1	0	ALUOp0
0	1	1	0	0	0	0	0	0	0	ALUSrcB1
1	1	0	0	0	0	0	0	0	0	ALUSrcB0
0	0	1	0	0	0	1	0	1	0	ALUSrcA
0	0	0	0	1	0	0	1	0	0	RegWrite
0	0	0	0	0	0	0	1	0	0	RegDst

浙江大学

计算机学院 系统结构与系统软件实验室

多周期控制信号定义: Defined 10+6+? control

□实验十定义的数据通路控制信号

信号	源数目	功能定义	赋值0时动作	赋值1时动作
ALUScrA ALUSrc_B	?	ALU端口A、B输入选择		
RegDst	?	寄存器写地址选择(考虑扩展)		
MemtoReg	?	寄存器写数据选择(考虑扩展)		
IorD	?	新增)+:1+ <i>5+1</i>	
PCSource	?	新增	请 項与信	号赋值时
PCWriteCond	?	新增	对应	操作
•••••	?	新增		
Branch	?	Beq指示(考虑Bne扩展)		
RegWrite	-	寄存器写控制		
MemWrite	-	存储器写控制		
MemRead	-	存储器读控制		
ALU_Control	000- 111	3位ALU操作控制	参考表 Exp04	Exp04

浙江大学 计算机学院 系统结构与系统软件实验室

兼容Exp10的数据通路完善输出信号真值表



***	念	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
输出信号		IF	ID	MEM-Ex	MEM-RD	LW_WB	MEM_W	R_Exc	R_WB	Beq_Exc	J
PCWrite		/1	0	0	0	0	0	0	0	0	1
PCWriteCond		0									
IorD		0									
MemRead		1									
MemWrite		0									
IRWrite		1									
MemtoReg		00									
PCSource1		0		0	0	0	0	0	0		
PCSource0		0		4	巨人	アギ	<u> </u>	百	0		
ALUSrcA		0		1/	目が人	J 04	斤均	只			
ALUSrcB1		0		1	0	0	0	0			
ALUSrcB0		1									
RegWrite		0									
RegDst		00									
Branch		0									
ALUOp1		0									
ALUOp0		0									
MEM_IO	ПА	गंध रहे ।	0	_0_	11	0	子级	0	0	0	0

CPU部件之二-控制器: MCtrl



□多周期控制器

- CPU主要部件之一
- 寄存器传输控制者:
 - □根据状态图将编码转换成命令

□基本功能

- ■微操作控制
- 数据传输通道控制

□重要信号

- MIO_ready: 外设就绪
 - □=0 CPU等待
 - □=1 CPU正常运行
 - □本实验恒等于1
- Inst_in: 指令输入,来自IR输出
- State_out: 状态编码,用于测试

浙江大学 计算机学院 系统结构与系统软件实验室

控制器接口文档- MCtrl.v



```
module
        MCtrl(input clk,
               input reset,
               input [31:0] Inst in,
               input zero,
                input overflow,
                                                 //外部输入=1
                input MIO_ready,
                output reg MemRead,
                output reg MemWrite,
                output reg[2:0]ALU_operation,
                                                 //ALU Control
                output [4:0]state out,
                output reg CPU MIO,
                output reg IorD,
                output reg IRWrite,
                                                 //预留到2位
                output reg [1:0]RegDst,
                output reg RegWrite,
                                                 //预留到2位
                output reg [1:0]MemtoReg,
                output reg ALUSrcA,
                output reg [1:0]ALUSrcB,
                output reg [1:0]PCSource,
                output reg PCWrite,
                output reg PCWriteCond,
                output reg Branch
endmodule
```

MemRead clk MemWrite CPU MIO Contorller reset IRWrite | RegWrite ALUSrcA zero PCWrite -**MCtrl** PCWriteCond | overflow Branch + RegDst(1:0) MemtoReg(1:0) MIO ready ALUSrcB(1:0) -PCSource(1:0) ALU operation(2:0) Inst in(31:0) state out(4:0)



计算机学院 系统结构与系统软件实验室

控制器实现



□控制器实现方案

- 9+条指令实现与单周期方案相同采用二级译码方案
 - □主控制器输出ALUop
 - □ALU译码电路调用单周期设计模块

□状态机实现方法

- ■状态机实现请参考数字逻辑状态机描述的三种方式
- 状态转换实现选择:
 - □ 根据状态方程/激励方程: 有利于学习理解状态实现原理
 - □根据状态表HDL直接描述:工程设计方便
- 激励方程和输出信号:
 - □ HDL直接描述: 工程设计方便
 - □SOP门电路
 - □ ROM
 - □ MUX

有利于学习理解组合电路原理与结构

■ 本实验可任取一种状态机方式实现

浙江大学 计算机学院 系统结构与系统软件实验室

U3-存储器初始化数据参考文档: mem.coe 代码与数据共存



memory_initialization_radix=16; 9条指令设计的,根据实验三修改

memory_initialization_vector=

一代码区:地址从00000000开始

数据区: 地址起始需要约定: 此代码为00000200



大学 计算机学院 系统结构与系统软件实验室

Course Outline



实验目的与实验环境

实验任务

实验原理

实验操作与实现

洲沙太学系统结构与系统软件实验室



多周期CPU控制器设计

-控制实验十设计的数据通路

设计工程: OExp11-OwnMCPU



◎设计多周期CPU之控制器

- € 根据Exp10数据通路及指令设计状态图和状态真值表
- € 根据状态表完成控制器电路,HDL描述实现
 - ⊙必须根据状态表结构描述或激励方程描述实现
- € 仿真测试控制器模块

◎集成替换验证后的控制器模块

- € 替换实验十(Exp10)中的ctrl.ngc核
- € 顶层模块延用Exp10: 模块名: Top_OExp10_OwnMCPU.v

◎测试控制器模块

- € 设计测试程序(MIPS汇编)测试:
- € OP译码测试:
 - ⊙R-格式、访存指令、分支指令,转移指令
- € 运算控制测试: Function译码测试



设计要点



□设计主控制器模块

- ■完成输出信号真值表
 - □用HDL直接描述实现状态转换并输出控制信号
 - □或用激励方程实现状态转换并输出控制信号

□设计ALU操作译码

- ■分离出单周期的ALU译码模块并修改调用
- ■使用DEMO作功能初步调试
 - □ ALU必须运算包含"nor"操作
 - □否则需要修改或重新设计调试程序

□仿真主控制器电路模块

■ 可以单独或合并仿真,但最后要合并为一个控制模块



多周期控制器设计激励方程描述实现

浙江大学 计算机学院 系统结构与系统软件实验室

激励方程状态机HDL描述结构



□主控制器状态机描述结构

```
parameter IF = 4'b0000, ......

parameter AND=3'b000, OR=3'b001, ADD=3'b010, SUB=3'b110, ......
```

define Datapath_signals {PCWrite, PCWriteCond,

always @ (posedge clk or posedge reset)

if (reset==1) Q <= IF;

else

 $Q \leq D;$

 $D_3 = \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}Q_{0n}(\overline{O}_{p5}\overline{O}_{p4}\overline{O}_{p3}O_{p2}\overline{O}_{p1}\overline{O}_{p0} + \overline{O}_{p5}\overline{O}_{p4}\overline{O}_{p3}\overline{O}_{p2}O_{p1}\overline{O}_{p0})$

 $D_2 = \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}Q_{0n}\overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2\overline{O}p_1\overline{O}p_0 + \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}_{0n}Op_5\overline{O}p_4Op_3\overline{O}p_2Op_1Op_0 + \overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}_{3n}\overline{Q}$

 $\overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}Q_{0n}Op_{5}\overline{O}p_{4}\overline{O}p_{3}\overline{O}p_{2}Op_{1}Op_{0} \ + \ \overline{Q}_{3n}Q_{2n}Q_{1n}\overline{Q}_{0n}\overline{O}p_{5}\overline{O}p_{4}\overline{O}p_{3}\overline{O}p_{2}\overline{O}p_{1}\overline{O}p_{0}$

 $D_1 = \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}Q_{0n} (\overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2\overline{O}p_1\overline{O}p_0 + Op_5\overline{O}p_4X\overline{O}p_2Op_1Op_0) +$

 $\overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}_{0n}Op_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1Op_0 \ + \ \overline{Q}_{3n}Q_{2n}Q_{1n}\overline{Q}_{0n}\overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2\overline{O}p_1\overline{O}p_0$

 $D_0 = \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}\overline{Q}_{0n} + \overline{Q}_{3n}\overline{Q}_{2n}\overline{Q}_{1n}Q_{0n}\overline{O}p_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1\overline{O}p_0 +$

 $\overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}_{0n}Op_5\overline{O}p_4\overline{O}p_3\overline{O}p_2Op_1Op_0 \ + \ \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}_{0n}Op_5\overline{O}p_4Op_3\overline{O}p_2Op_1Op_0 \ + \ \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}_{0n}Op_5\overline{O}p_4Op_3\overline{O}p_2Op_1Op_0 \ + \ \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}_{0n}Op_5\overline{O}p_4Op_3\overline{O}p_2Op_1Op_0 \ + \ \overline{Q}_{3n}\overline{Q}_{2n}Q_{1n}\overline{Q}_{0n}Op_5\overline{O}p_4Op_3\overline{O}p_2Op_1Op_0 \ + \ \overline{Q}_{3n}\overline{Q}_{2n}Q_{2n}Q_{2n}\overline{Q}_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_{2n}Q_$

 $\overline{\overline{Q}}_{3n}Q_{2n}Q_{1n}\overline{\overline{Q}}_{0n}\overline{\overline{O}}\mathbf{p}_{5}\overline{\overline{O}}\mathbf{p}_{4}\overline{\overline{O}}\mathbf{p}_{3}\overline{\overline{O}}\mathbf{p}_{2}\overline{\overline{O}}\mathbf{p}_{1}\overline{\overline{O}}\mathbf{p}_{0}$

输出变量(信号)描述

数据通路控制

状态转换

激励方程描述

ALU操作译码描述

ALU操作控制



计算机学院 系统结构与系统软件实验室

激励方程实现状态机参考



□参数定义

■状态变量

```
parameter IF = 4'b0000, ID = 4'b0001, Mem_Ex = 4'b0010, Mem_RD = 4'b0011, LW_WB = 4'b0100, Mem_W = 4'b0101, R_Exc = 4'b0110, R_WB = 4'b0111, Beq_Exc = 4'b1000, J = 4'b1001, Error = 4'b1111;
```

■输出变量宏定义

'define Datapath_signals {PCWrite, PCWriteCond,IorD, MemRead, MemWrite,IRWrite, MemtoReg, PCSource, ALUSrcA, ALUSrcB, RegWrite, RegDst, Branch, ALUop, CPU_MIO}

■ 输出变量值: 根据输出信号真值表

parameter AND=3'b000, OR=3'b001, ADD=3'b010, SUB=3'b110, NOR=3'b100, SLT=3'b111, XOR=3'b011, SRL=3'b101;

```
D_3 = State1 (Beq + Jump)
```

 $D_2 = State1 Rtype + State2 Store + State3 Load + State6 Rtype$

 $D_1 = State1$ (Rtype + LS) + State2 Load + State6 Rtype

 $D_0 = State0 + State1$ Jump + State2 Load + State2 Store + State6 Rtype



□激励方程描述

- ■根据D触发器输入方程用assign描述
- 也可用逻辑图描述
- 本参考采用状态变量和操作码分别描述然后组合
 - □状态译码描述

```
assign s0 = \sim |Q|;
assign s1 = \sim Q[3] \&\& \sim Q[2] \&\& \sim Q[1] \&\& Q[0];
assign s2 = \sim Q[3] \&\& \sim Q[2] \&\& Q[1] \&\& \sim Q[0];
assign s3 = \sim Q[3] \&\& \sim Q[2] \&\& Q[1] \&\& Q[0];
assign s4 =
assign s5 =
assign s6 =
                     请完成后继部分
assign s7 =
assign s8 =
assign s9 =
```

//if Q=0000 then s0 = 1 //if Q=0001 then s1 = 1 //if Q=0010 then s2 = 1 //if Q=0011 then s3 = 1 //if Q=0100 then s4 = 1 //if Q=0101 then s5 = 1 //if Q=0110 then s6 = 1 //if Q=0111 then s7 = 1 //if Q=1000 then s8 = 1 //if Q=1001 then s9 = 1



计算机学院 系统结构与系统软件实验室



□操作码译码描述

```
      assign Rtype = ~|OP;
      //if OP=0000000 then Rtype = 1

      assign LS = (OP == 6'b10x011)? 1:0;
      //if OP=10x011 then LS = 1

      assign assign assign assign
      //if OP=0000100 then Jump = 1

      assign assign
      //if OP=100011 then Load = 1

      //if OP=101011 then Store = 1
```

□激励方程合成描述

```
assign D[3] = D_3 = State1 (Beq + Jump)

assign D[2] = D_2 = State1 Rtype + State2 Store + State3 Load + State6 Rtype

assign D[1] = D_1 = State1 (Rtype + LS) + State2 Load + State6 Rtype

assign D[0] = D_0 = State0 + State1 Jump + State2 Load + State2 Store + State6 Rtype
```

□状态转换描述

```
always @ (posedge clk or posedge reset)
  if (reset==1) Q <= IF;
  else Q <= D;</pre>
```



计算机学院 系统结构与系统软件实验室



□ 输出变量(信号)描述

```
always @ * begin
  case(Q)
                                        //state
        IF:
                 `Datapath_signals = value0;
                 `Datapath_signals = value1;
        ID:
                 'Datapath signals = value2;
        Mem_Ex:
        Mem_RD:
       LW_WB:
        Mem W:
                  请完成后继部分
        R Exc:
        R WB:
       Beq_Exc:
        J:
        default:
   endcase
```

ALU操作译码



□本实验采用二级译码


- ■调用单周期ALU译码电路
- 修改单周期控制器模块
 - □ 分离出ALU译码部分(原理图2部分)

ALU_Decoder

ALU_D(.ALUop(ALUop),

.Fun(Inst_in[5:0]),

.ALU_Control(ALU_operation));



浙江大学 计算机学院 系统结构与系统软件实验室



多周期控制器设计 HDL直接描述实现

浙江大学 计算机学院 系统结构与系统软件实验室

控制器HDL直接描述结构



□主控制器状态机描述结构

```
parameter IF = 4'b0000, ......

parameter AND=3'b000, OR=3'b001, ADD=3'b010, SUB=3'b110, ......
```

define Datapath_signals {PCWrite, PCWriteCond,

always @ (posedge clk or posedge reset)begin

状态机

end

always @* begin

数据通路控制

•••••输出变量(信号)描述

end

ALU操作译码描述

ALU操作控制



人学 计算机学院 系统结构与系统软件实验室

状态机转换描述



```
always @ (posedge clk or posedge reset)
   if (reset==1) state <= IF;
   else
      case (state)
     IF: if(MIO_ready) state <= ID;
         else state <= IF;
     ID: case (Inst_in[31:26])
           6'b000000: state <= R_Exc;
                                             //R-type OP
           6'b100011: state <= Mem_Ex;
                                             //Lw
           6'b000100: state <= Beq_Exc;
                                             //Beq
           default:
                       state <= Error;
           endcase
      Mem_Ex:begin
     Error:
             state <= Error:
     default: state <= Error;
     endcase
              机学院 系统结构与系统软件实验室
```



□输出变量(信号)描述:与激励方程时相同

```
always @ * begin
  case(Q)
                                        //state
       IF:
                 `Datapath_signals = value0;
                 `Datapath_signals = value1;
       ID:
       Mem Ex:
                 Datapath signals = value2;
       Mem_RD:
       LW WB:
       Mem W:
                  请完成后继部分
       R Exc:
       R WB:
       Beq_Exc:
       J:
       default:
   endcase
```

ALU操作译码



```
always @ * begin
        case(ALUop)
        2'b00: ALU_operation = 3'b010;
                                           //add计算地址
                                           //sub比较条件
        2'b01: ALU_operation = 3'b110;
        2'b10:
             case (Inst_in[5:0])
              6'b100000: ALU_operation = ADD;
              6'b100010: ALU_operation = SUB;
              6'b100100: ALU_operation = AND;
              6'b100101: ALU_operation = OR;
              6'b100111: ALU_operation = NOR;
              6'b101010: ALU_operation = SLT;
             6'b000010: ALU_operation = SRL;
                                                //shfit 1bit right
             6'b000000: ALU_operation = XOR;
             default: ALU_operation = ADD;
             endcase
        2'b11: ALU_operation = 3'b111;
                                                //slti
        endcase
```

end

计算机学院 系统结构与系统软件实验室



多周期控制器实现

集成替换

控制器集成替换



- □集成替换
 - 仿真正确后替换Exp10的控制器IP核
- □移除工程中的控制器核
 - Exp10工程中移控制器核关联
 - 删除工程中控制器核文件
 - □ ctrl.ngc文件
 - 在Project菜单中运行: Cleanup Project Files ...
 - 建议用Exp10资源重建工程
 - □ 除ctrl.ngc核

Top_OExp10_MDP (Top_OExp10_MDP.sch) U61 - Seg7_Dev (Seg7_Dev.ngc) U61 - Seg7 Dev (Seg7 Dev IO.v) U5 - Multi 8CH32 (Multi 8CH32.ngc) U5 - Multi 8CH32 (Multi 8CH32 IO.v) U8 - clk_div (clk_div.v) U7 - SPIO (SPIO.ngc) U7 - SPIO (SPIO_IO.v) U6 - SSeg7 Dev (SSeg7 Dev.ngc) U6 - SSeg7 Dev (SSeg7 Dev IO.v) U9 - SAnti jitter (SAnti jitter.ngc) U9 - SAnti jitter (SAnti jitter IO.v) M4 - SEnter_2_32 (SEnter_2_32.ngc) M4 - SEnter 2 32 (SEnter 2 32 IO.v) U71 - PIO (PIO.ngc) U71 - PIO (PIO IO.v) U3 - RAM B (RAM B.xco) U4 - MIO BUS (MIO BUS.ngc) U4 - MIO_BUS (MIO_BUS_IO.v) U10 - Counter_x (Counter_x.ngc) U10 - Counter_x (Counter_3_IO.v) U1 - Multi CPU (Multi CPU.sch) U11 - ctrl (ctrl.ngc)

Exp10需要清理的核

--- 🔽 U11 - ctrl (mulit_ctrl_IO.v)

⊕ ᡚ U1_2 - M_datapath (M_datapath.sch)

🔽 Org-Sword.ucf



计算机学院 系统结构与系统软件实验室



□集成替换ctrl核后 的模块层次结构

Exp11完成数据通路替换后的模块 调用关系

替换后的控制器模块

- Top_OExp11_OwnMCPU (Top_OExp11_OwnMCPU.sch)
 - U61 Seg7_Dev (Seg7_Dev.ngc)
 - U61 Seg7 Dev (Seg7 Dev IO.v)
 - U5 Multi_8CH32 (Multi_8CH32.ngc)
 - U5 Multi_8CH32 (Multi_8CH32_IO.v)
 - U8 clk div (clk div.v)
 - No U7 SPIO (SPIO.ngc)
 - V U7 SPIO (SPIO IO.v)
 - U6 SSeg7 Dev (SSeg7 Dev.ngc)
 - V U6 SSeg7 Dev (SSeg7 Dev IO.v)
 - U9 SAnti jitter (SAnti jitter.ngc)
 - V U9 SAnti jitter (SAnti jitter IO.v)
 - M4 SEnter 2 32 (SEnter 2 32.ngc)
 - W M4 SEnter 2 32 (SEnter 2 32 IO.v)
 - NG U71 PIO (PIO.ngc)
 - V U71 PIO (PIO IO.v)
 - U3 RAM B (RAM B.xco)
 - U4 MIO BUS (MIO BUS.ngc)
 - V U4 MIO BUS (MIO BUS IO.v)
 - U10 Counter x (Counter x.ngc)
 - U10 Counter x (Counter 3 IO.v)
 - U1 Multi CPU (Multi CPU.sch)
 - U11 ctrl (mulit ctrl.v
 - ALU D ALU Decoder (ALU Decoder.sch)
 - ⊕ 0 U1 2 M datapath (M datapath.sch)



系统结构与系统 Org-Sword.ucf 计算机学院

物理验证




- □ 使用DEMO程序目测控制器功能(同实验十)
 - DEMO接口功能
 - □ SW[7:5]=000, SW[2]=0(全速运行)
 - SW[4:3]=00, SW[0]=0, 点阵显示程序: 跑马灯
 - SW[4:3]=00, SW[0]=0, 点阵显示程序: 矩形变幻
 - SW[4:3]=01, SW[0]=1, 内存数据显示程序: 0~F
 - SW[4:3]=10, SW[0]=1, 当前寄存器R9+1显示

□用汇编语言设计测试程序

- 测试ALU指令(R-格式译码、Function译码)
- 测试LW/SW指令(I-格式译码)
- 测试分支指令(I-格式译码)
- 测试转移指令(J-格式译码)

物理验证-DEMO接口功能





SW[7:5]=显示通道选择

SW[7:5]=000: CPU程序运行输出

ISW[7:5]=001:测试PC字地址

SW[7:5]=010:测试指令字

SW[7:5]=011: 测试计数器

SW[7:5]=100: 测试RAM地址

SW[7:5]=101: 测试CPU数据输出

■SW[7:5]=110:测试CPU数据输入

SW[0]=文本图形选择

SW[1]=高低16位选择

没有使用

SW[2]=CPU单步时钟选择

DEMO功能,测试程序可以替换成自己的功能

SW[4:3]=00,点阵显示程序: 跑马灯

┗SW[4:3]=00,点阵显示程序: 矩形变幻

SW[4:3]=01,内存数据显示程序:0~F

SW[4:3]=10, 当前寄存器+1显示



计算机学院



测试程序参考: ALU指令



- □设计ALU指令测试程序替换DEMO程序
 - ALU、Regs测试参考设计,测试结果通过CPU输出信号单步观察
 - SW[7:5]=100, Addr_out = ALU输出
 - SW[7:5]=101, Data_out= 寄存器B输出

```
#baseAddr 0000
loop:
      nor r1,r0,r0;
                          //r1=FFFFFFF
                          //r2=00000001
        slt r2,r0,r1;
        add r3,r2,r2;
                          //r3=00000002
                          //r4=00000004
        add r4,r3,r3;
        add r5,r4,r2;
                          //r5=00000005
        add r6,r5,r5;
                          //r6=0000000A
        nor r7,r5,r5;
                          //r7=FFFFFFA
        sub r8,r7,r5;
                          //r8=FFFFFF5
        and r9,r8,r5;
                          //r9=00000005
        and r10,r8,r6;
                          //r10=00000000
        or r11,r5,r6;
                         //r11=0000000F
        or r12,r11,r7;
                          //r12=0000000A
        slt r13,r5,r7;
                          //r13=00000000
j loop;
```

测试程序参考: LW/SW



- □ 设计LW/SW程序替换DEMO程序
 - 参考Lab5通道测试设计。测试结果通过CPU输出信号单步观察
 - 存储器地址通过Addr_out通道4观察: 14+\$zero

```
#baseAddr 0000
                          //通道结果由后一条指令读操作数观察
start:
                          //取测试常数5555555。存储器读通道
      lw r5, 14($zero);
start A:
                          //r1: 寄存器写通道。R5:寄存器读通道A输出
      add r1, r5, $zero;
                          //r1: 寄存器读通道B输出。R2:ALU输出通道
      nor r2, $zero, r1;
      lw r5, 48($zero); //取测试常数AAAAAAA。立即数通道:00000048
                          //循环测试
      beq r2, r5 test_sw;
                          //循环测试。立即数通道: 0000014
         start:
                          //增加写SW测试,如14和48单元交换
test_sw:
                          //循环测试。立即数通道: 0000014
      i start:
```

- □测试的完备性
 - 上述测试正确仅表明地址计算、存储单元和总线传输部分正确
 - 要测试其完全正确,必须遍历所有可能的情况

浙江大学 计算机学院 系统结构与系统软件实验室

动态LW/SW测试



□利用七段显示设备可以设计动态测试程序

- 7段码显示器的地址是E000000/FFFFFE0
- LED显示地址是F000000/FFFFFF00
- SW指令输出测试结果: sw
- 请设计存储器模块测试程序
 - □测试结果在7段显示器上指示

□ RAM初始化数据同Exp10

```
00A52820, AC650000, 8C650000, 00A85824, 01A26820, 11A00017, 8C650000, 01CE9020, 0252B020, 02569020, ·······
代码区
```

```
F0000000, 000002AB, 80000000, 0000003F, 00000001, FFF70000, 0000FFFF, 80000000, 00000000, 111111111, 222222222, 33333333, 44444444, 55555555, 66666666, 77777777, 88888888, 99999999, aaaaaaaa, bbbbbbbb, cccccccc, dddddddd, eeeeeeee, FFFFFFFF, 557EF7E0, D7BBFBB9, DFCFFCFB, DFCFBFFF, F7F3DFFF, FFFFDF3D, FFFF9DB9, FFFFBCFB, DFCFFCFB, D7DB9FFF, D7DBFDB9, D7BDFBD9, FFFF07E0, 007E0FFF, 03bdf020, 03def820, 08002300; 数据文
```



计算机学院 系统结构与系统软件实验室

设计测试记录表格



- □ALU指令测试结果记录
 - ■自行设计记录表格
- □ LW/SW指令测试结果记录
 - ■自行设计记录表格
- □动态存储模块测试记录
 - ■自行设计记录表格

思考题



- □用HDL直接描述状态机时同时输出控制信号需要如何修改?
- □设计bne指令需要增加控制信号吗?
- □扩展下列指令,控制器将作如何修改:

R-Type:

srl*, jr, jalr, eret*;

I-Type:

addi, andi, ori, xori, lui, bne, slti

J-Type:

Jal;

- 此时用二级译码有优势吗?
- □ 状态机调试你有什么建议?



OEND)