



# Logical Left Shift

$in[n-1:0]$ ,  $shift\_amount[\lceil \log_2(n) \rceil - 1:0]$ ,  $out[n-1:0]$

Schem uses  $n=4$  for my sanity

IDEA: Concat  $in$  with bus of 0s.  
Better for generate statements.





# Logical Right Shift

$in[n-1:0]$ ,  $shift\_amount[\lceil \log_2(n) \rceil - 1:0]$ ,  $out[n:0]$

Schem using  $n=4$  for my  
Sanity

Idea: concatenate with 0s





# Arithmetic Shift Right

$in[n-1:0]$ ,  $shift\_amount[\log_2(n)-1:0]$ ,  $out[n-1:0]$

Schem using  $n=4$

Then extend bus again



# ALU

ALU\_AND = 4'b0001,  
 ALU\_OR = 4'b0010,  
 ALU\_XOR = 4'b0011,  
 ALU\_SLL = 4'b0101,  
 ALU\_SRL = 4'b0110,  
 ALU\_SRA = 4'b0111,  
 ALU\_ADD = 4'b1000,  
 ALU\_SUB = 4'b1100,  
 ALU\_SLT = 4'b1101,  
 ALU\_SLTU = 4'b1111


> Bitwise

- less than, signed

- less than, unsigned

in: a, b, Control

Out: Result, overflow, Zero, equal



Added silliness:

if more than 32 bits in b, overflows (use a max)

Register file

$N$ : Bit width (word size)  
 $A$ :  $\log_2$  Number of registers

