Rate Monotonic Scheduling (RMS)

and

Earliest Deadline First (EDF)

Sep 20-21:12

Imagine a processor in an automotive system is shared between two tasks.

Sep 20-21:14

Both these tasks are *time-critical* tasks.

Sep 20-21:27

How to efficiently use the processor
to run these two tasks?

Sep 20-21:30

Scheduling

Sep 20-21:33

A scheduling algorithm is a set of rules that determine the task to be executed at a particular moment.

Sep 21-05:46

We discuss two Scheduling algorithms; both scheduling algorithms are *priority driven* and *preemptive*

Sep 20-21:34

Process	CPU time	Deadline
P1	1	4
P2	2	5
P3	1	20

Sep 26-09:22

Static and Dynamic

Sep 20-21:38

Processor Utilization

for Static and Dynamic

Sep 20-21:42

Static Priority Assumptions

Sep 21-05:16

(A1) The requests for all tasks for which hard deadlines exist are periodic, with constant interval between requests.

(A2) Deadlines consist of run-ability constraints only—i.e. each task must be completed before the next request for it occurs.

(A3) The tasks are independent in that requests for a certain task do not depend on the initiation or the completion of requests for other tasks.

(A4) Run-time for each task is constant for that task and does not vary with time. Run-time here refers to the time which is taken by a processor to execute the task without interruption.

(A5) Any nonperiodic tasks in the system are special; they are initialization or failure-recovery routines; they displace periodic tasks while they themselves are being run, and do not themselves have hard, critical deadlines.

Process	Execution time	Period
P1	1	4
P2	2	6
P3	3	12



Sep 21-05:57

Earliest Deadline First Scheduling

Process	Execution time	Period
P1	1	3
P2	1	4
P3	2	5

Time	Running process	Deadlines
0	P1	
1	P2	
2	P3	P1
3	P3	P2
4	P1	P3
5	P2	P1
6	P1	
7	P3	P2

Sep 21-06:01



FIGURE 6.14

Shared memory communication implemented on a bus.


P3
R1
P2
R1
R2
R3
R4
R4
R2
P1
R1
R2
R3
R4
R5
R6
0 1 3 4 5 7 8 9 10 12 13 15 16 17 18 20
P2
P2
P2
P2


Size info
Buffer
In
UART
CPU
Memory
UART
Out



FIGURE 6.15

Message passing communication.