


Bit Addresses

For I/O and RAM



2F

27

20

2F

7F

78

7D

7C

7B

7A

79

78

27

3F

3E

3D

3C

3B

3A

39

38

20

07

06

05

04

03

02

01

00

2E	77	76	75	74	73	72	71	70
-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

26	37	36	35	34	33	32	31	30
-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

21	0F	0E	0D	0C	0B	0A	09	08
-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

Single Bit Instructions

SETB bit Set the bit (bit = 1)

SETB 42H ; set bit 42H to 1

2F	7F	7E	7D	7C	7B	7A	79	78
2E	77	76	75	74	73	72	71	70
2D	6F	6E	6D	6C	6B	6A	69	68
2C	67	66	65	64	63	62	61	60
2B	5F	5E	5D	5C	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	4E	4D	4C	4B	4A	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	3C	3B	3A	39	38
26	37	36	35	34	33	32	31	30
25	2F	2E	2D	2C	2B	2A	29	28
24	27	26	25	24	23	22	21	20
23	1F	1E	1D	1C	1B	1A	19	18
22	17	16	15	14	13	12	11	10
21	0F	0E	0D	0C	0B	0A	09	08
20	07	06	05	04	03	02	01	00

Single Bit Instructions

CLR bit Clear the bit (bit = 0)

CLR 67H ; clear bit 67

2F	7F	7E	7D	7C	7B	7A	79	78
2E	77	76	75	74	73	72	71	70
2D	6F	6E	6D	6C	6B	6A	69	68
2C	67	66	65	64	63	62	61	60
2B	5F	5E	5D	5C	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	4E	4D	4C	4B	4A	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	3C	3B	3A	39	38
26	37	36	35	34	33	32	31	30
25	2F	2E	2D	2C	2B	2A	29	28
24	27	26	25	24	23	22	21	20
23	1F	1E	1D	1C	1B	1A	19	18
22	17	16	15	14	13	12	11	10
21	0F	0E	0D	0C	0B	0A	09	08
20	07	06	05	04	03	02	01	00

Single Bit Instructions

CPL bit

Complement the (bit = NOT bit)

```
CPL 0FH      ; complem. bit 0F
```

2F	7F	7E	7D	7C	7B	7A	79	78
2E	77	76	75	74	73	72	71	70
2D	6F	6E	6D	6C	6B	6A	69	68
2C	67	66	65	64	63	62	61	60
2B	5F	5E	5D	5C	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	4E	4D	4C	4B	4A	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	3C	3B	3A	39	38
26	37	36	35	34	33	32	31	30
25	2F	2E	2D	2C	2B	2A	29	28
24	27	26	25	24	23	22	21	20
23	1F	1E	1D	1C	1B	1A	19	18
22	17	16	15	14	13	12	11	10
21	0F	0E	0D	0C	0B	0A	09	08
20	07	06	05	04	03	02	01	00

Single Bit Instructions

JB bit, target

Jump to target if bit = 1 (jump if bit)

```
JB 28H, LOOP ; jump if 28H = 1
```

2F	7F	7E	7D	7C	7B	7A	79	78
2E	77	76	75	74	73	72	71	70
2D	6F	6E	6D	6C	6B	6A	69	68
2C	67	66	65	64	63	62	61	60
2B	5F	5E	5D	5C	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	4E	4D	4C	4B	4A	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	3C	3B	3A	39	38
26	37	36	35	34	33	32	31	30
25	2F	2E	2D	2C	2B	2A	29	28
24	27	26	25	24	23	22	21	20
23	1F	1E	1D	1C	1B	1A	19	18
22	17	16	15	14	13	12	11	10
21	0F	0E	0D	0C	0B	0A	09	08
20	07	06	05	04	03	02	01	00

Single Bit Instructions

JNB bit, target

Jump to target if bit = 0 (jump if no bit)

```
JNB 12, LOOP    ; jump if bit 12 = 0
```

2F	7F	7E	7D	7C	7B	7A	79	78
2E	77	76	75	74	73	72	71	70
2D	6F	6E	6D	6C	6B	6A	69	68
2C	67	66	65	64	63	62	61	60
2B	5F	5E	5D	5C	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	4E	4D	4C	4B	4A	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	3C	3B	3A	39	38
26	37	36	35	34	33	32	31	30
25	2F	2E	2D	2C	2B	2A	29	28
24	27	26	25	24	23	22	21	20
23	1F	1E	1D	1C	1B	1A	19	18
22	17	16	15	14	13	12	11	10
21	0F	0E	0D	0C	0B	0A	09	08
20	07	06	05	04	03	02	01	00

Single Bit Instructions


JBC bit, target

Jump to target if bit = 1 (jump if bit, then clear)

```
JBC 5, LOOP    ; jump if bit 5 = 1,  
                ; and clear bit 5
```


2F	7F	7E	7D	7C	7B	7A	79	78
2E	77	76	75	74	73	72	71	70
2D	6F	6E	6D	6C	6B	6A	69	68
2C	67	66	65	64	63	62	61	60
2B	5F	5E	5D	5C	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	4E	4D	4C	4B	4A	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	3C	3B	3A	39	38
26	37	36	35	34	33	32	31	30
25	2F	2E	2D	2C	2B	2A	29	28
24	27	26	25	24	23	22	21	20
23	1F	1E	1D	1C	1B	1A	19	18
22	17	16	15	14	13	12	11	10
21	0F	0E	0D	0C	0B	0A	09	08
20	07	06	05	04	03	02	01	00

Processor Status Word



PSW bit addressability

Syntax

BIT instruction PSW.Bit number

SETB PSW.3 ; set the 3 bit

PSW bit addressability

Write a program to save the accumulator in R7 of bank 2


PSW bit addressability

```
CLR PSW.3
```

```
SETB PSW.4
```

```
MOV R7, A
```

Accumulator Register A



Accumulator bit address.

Write a program to see if the RAM location 37H contains an even value. If yes, jump to location "YES"

Accumulator bit address.

```
MOV A, 37H
```

```
JNB ACC.0, YES
```


Register B

(MSB)
B.7

B.6

B.5

B.4

B.3

B.2

B.1

(LSB)
B.0

Direct Address F0H

Bit Address

F7

F6

F5

F4

F3

F2

F1

F0