Recap: Find the Memory characteristics that are hidden

RASABLECDV R E Ν Ε R H L AΝ XE Ε Ν Α С Т В Ρ Ν Y S Ν M CCG S Ε R U S 0 T S D Н M 0 н с E S М Ν Ρ CC Т 0 Κ R Α М Α Ν м ACCESST В BAT OYTCL Κ D R C Н E C R V 0 Α Ε Α М W R O Κ

# The hidden Memory Characteristics are:

ACCESS METHOD

ACCESSTIME

ASSOCIATIVE

BIENDIAN

BIGENDIAN

BLOCK

CAPACITY

CPU

CYCLETIME

DIRECT

ERASABLE

EXTERNAL


LOCATION

RANDOM

VOLATILE

WORD

#### Solved puzzle



- Available Memory chip Size M<sub>N, W</sub>: N × W
- Required memory size: N¹ × W¹, Where N¹
   ≥ N and W¹ ≥ W
- Required number of  $M_{N, W}$  chips:  $p \times q$ , Where  $p = [N^1 / N]$  and  $q = [W^1 / W]$

There are 3 types of organizations of  $N^1 \times W^1$  that can be formed using  $N \times W$ 

- N¹ = N and W¹ > W => increasing the word size of the chip
- N¹ > N and W¹ = W => increasing the number of words in the memory
- N¹ > N and W¹ > W => increasing both the number of words and number of bits in each word.

#### Memory design – Increasing the word size

- Problem 1
- Design 128 x 16 bit RAM using 128 x 4 bit RAM
- Solution: p = 128 / 128 = 1; q = 16 / 4 = 4
- Therefore,  $p \times q = 1 \times 4 = 4$  memory chips of size  $128 \times 4$  are required to construct  $128 \times 16$  bit RAM


S.No	Memory Type	N × W	N <sup>1</sup> × W <sup>1</sup>	р	q	p * q	x	у	Z	Total
1	RAM	128 × 4	128 × 16	1	4	4	7	0	0	7


x – number of address lines y (p =  $2^y$ ) z – to select the type of memory

Component	Hexadecim	al address						A	dd	res	ss E	3us	5					
	From	То	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1.1	0000	007F										•	0	9	0	•	•	•
RAM 1.2	0000	007F										X	X	X	X	X	X	X
RAM 1.3	0000	007F										x	x	x	x	x	X	X
RAM 1.4	0000	007F										x	x	X	X	X	X	x

Substitute 0 in place of x to get 'From' address and 1 to get 'To' address

#### Memory design – Increasing the word size





## Memory Design – Increasing the number of words


- Problem 2
- Design 1024 x 8 bit RAM using 256 x 8 bit RAM
- Solution: p = 1024 / 256 = 4; q = 8 / 8 = 1
- Therefore, p x q = 4 x 1 = 4 memory chips of size 256 x 8 are required to construct 1024 x 8 bit RAM

S.NO	Memory	NxW	$N^1 \times W^1$	P	q	p * q	X	y	Z	Total
1	RAM	256 × 8	1024 × 8	4	1	4	8	2	0	10
2										
3										
4										


Component	Hexadecim	Hexadecimal address						Α	dd	res	s I	3us	5					
	From	То	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1	0000	00FF							0	0	10	•	0	9	0	9	9	•
RAM 2	0100	01FF							0	1	X	X	X	X	X	X	X	X
RAM 3	0200	02FF							1	0	X	x	x	x	x	x	X	x
RAM 4	0300	03FF							1	1	X	X	X	X	X	X	X	x


Substitute 0 in place of x to get 'From' address and 1 to get 'To' address

#### Memory Design – Increasing the number of words



#### Design with gates






- Problem 3
- Design 256 x 16 bit RAM using 128 x 8 bit RAM chips

S.NO	Memory	NxW	N¹ x W¹	P	q	p * q	X	y	Z	Total
1	RAM	128 × 8	256 × 16	2	2	4	7	1	0	8
2										
3										
4										


Component	Hexadecim	al address						A	dd	res	s I	3us	5					
	From	То	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RAM 1.1</b>	0000	007F									0	x	X	X	X	X	X	X
RAM 1.2	0000	007F									0	X	X	X	X	X	X	X
RAM 2.1	0800	00FF									1	X	x	x	x	x	X	x
RAM 2.2	0800	00FF									1	X	X	X	X	X	X	x



- Problem 4
- Design 256 x 16 bit RAM using 256 x 8 bit RAM chips and 256 x 8 – bit ROM using 128 x 8 – bit ROM chips.

S.NO	Memory	NxW	N <sup>1</sup> x W <sup>1</sup>	P	q	p * q	X	y	Z	Total
1	RAM	256 × 8	256 × 16	1	2	2	8	0	1	9
2	Rom	128 <b>x</b> 8	256 × 8	2	1	2	7	1	1	9
3										
4										

Component	Hexadecim	Hexadecimal address						Α	dd	res	s I	3us	6					
	From	То	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RAM 1.1</b>	0000	007F								0	X	x	x	x	X	X	x	X
RAM 1.2	0000	007F								0	X	X	X	X	X	X	X	X
ROM 1	0800	00FF								1	0	X	x	x	X	X	X	X
ROM 2	0800	00FF								1	1	X	X	x	X	x	X	x



- Problem − 5
- A computer employs RAM chips of 128 x 8 and ROM chips of 512 x 8. The computer system needs 256 bytes of RAM, 1024 x 16 of ROM, and two interface units with 256 registers each. A memory mapped I/O configuration is used. The two higher -order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers.
- a. Compute total number of decoders are needed for the above system?
- b. Design a memory-address map for the above system
- c. Show the chip layout for the above design

### Requirements

S.NO	Memory	NxW	N <sup>1</sup> x W <sup>1</sup>	P	q	<b>p</b> * q	X	y	Z	Total
1	RAM	128 × 8	256 × 8	2	1	2	7	1	2	10
2	ROM	512 × 8	1024 × 16	2	2	4	9	1	2	12
3	Interfa ce	256		2	1	2	8	1	2	11
4										

q is 1 always for interfaces.

Number of registers = 2<sup>x</sup>

P = number of interfaces

Number of data lines = size of registers

Component	Hexadecima	l Address			Д	dd	res	ss E	3us	S					
	From	То	15 - 12	11	10	9	8	7	6	5	4	3	2	1	0
RAM1	0000	007F		0	0	0			X	Х	Х	Х	X	X	X
RAM2	0200	027F		0	0	1			X	Х	Х	Х	X	X	Х
ROM1.1	0400	05FF		0	1	0	X	X	X	Х	Х	Х	X	X	Х
ROM1.2	0400	05FF		0	1	0	X	X	X	Х	Х	Х	X	X	Х
ROM2.1	0600	07FF		0	1	1	X	X	X	Х	Х	Х	X	X	Х
ROM2.2	0600	07FF		0	1	1	X	X	X	Х	Х	Х	X	X	Х
Interface1	0800	08FF		1	0	0		X	X	Х	Х	Х	X	X	Х
Interface2	0A00	0AFF		1	0	1		Х	X	Х	Х	Х	Х	X	Х

