

Memory Design

Recap: Find the Memory characteristics that are hidden

L	E	R	A	S	A	B	L	E	C	D	V	S
O	N	E	R	H	L	A	N	R	E	T	X	E
N	A	I	A	T	E	C	T	B	P	N	K	K
A	I	Y	S	N	M	C	C	G	L	C	P	U
I	D	T	S	O	I	E	R	U	S	O	F	Q
D	N	I	O	I	T	S	D	M	H	H	C	F
N	E	C	C	T	E	S	M	P	O	N	T	K
E	G	A	I	A	L	M	R	A	N	D	O	M
I	I	P	A	C	C	E	S	S	T	I	M	E
B	B	A	T	O	Y	T	C	L	D	Z	I	K
J	I	C	I	L	C	H	D	I	R	E	C	T
K	H	S	V	R	V	O	L	A	T	I	L	E
O	D	Q	E	A	M	D	W	O	R	D	D	K

The hidden Memory Characteristics are:

ACCESS METHOD

ACCESSTIME

ASSOCIATIVE

BIENDIAN

BIGENDIAN

BLOCK

CAPACITY

CPU

CYCLETIME

DIRECT

ERASABLE

EXTERNAL

LOCATION

RANDOM

VOLATILE

WORD

Solved puzzle

L	E	R	A	S	A	B	L	E	C	D	V	S
O	N	E	R	H	L	A	N	R	E	T	X	E
N	A	I	A	T	E	C	T	B	P	N	K	K
A	I	Y	S	N	M	C	C	G	L	C	P	U
I	D	T	S	O	I	E	R	U	S	O	F	Q
D	N	I	O	I	T	S	D	M	H	H	C	F
N	E	C	C	T	E	S	M	P	O	N	T	K
E	G	A	I	A	L	M	R	A	N	D	O	M
I	I	P	A	C	C	E	S	S	T	I	M	E
B	B	A	T	O	Y	T	C	L	D	Z	I	K
J	I	C	I	L	C	H	D	I	R	E	C	T
K	H	S	V	R	V	O	L	A	T	I	L	E
O	D	Q	E	A	M	D	W	O	R	D	D	K

Memory Design

- Available Memory chip Size $M_{N, W}$: $N \times W$
- Required memory size: $N^1 \times W^1$, Where $N^1 \geq N$ and $W^1 \geq W$
- Required number of $M_{N, W}$ chips: $p \times q$,
Where $p = \lceil N^1 / N \rceil$ and $q = \lceil W^1 / W \rceil$

Memory design

There are 3 types of organizations of $N^1 \times W^1$ that can be formed using $N \times W$

- $N^1 = N$ and $W^1 > W \Rightarrow$ increasing the word size of the chip
- $N^1 > N$ and $W^1 = W \Rightarrow$ increasing the number of words in the memory
- $N^1 > N$ and $W^1 > W \Rightarrow$ increasing both the number of words and number of bits in each word.

Memory design – Increasing the word size

- **Problem - 1**
- Design 128 × 16 - bit RAM using 128 × 4 - bit RAM
- Solution: $p = 128 / 128 = 1$; $q = 16 / 4 = 4$
- Therefore, $p \times q = 1 \times 4 = 4$ memory chips of size 128 × 4 are required to construct 128 × 16 bit RAM

S.No	Memory Type	$N \times W$	$N^1 \times W^1$	p	q	$p * q$	x	y	z	Total
1	RAM	128 × 4	128 × 16	1	4	4	7	0	0	7

x – number of address lines

y ($p = 2^y$)


z – to select the type of memory

Memory Address Map


Component	Hexadecimal address		Address Bus															
	From	To	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1.1	0000	007F										0	0	0	0	0	0	0
RAM 1.2	0000	007F										x	x	x	x	x	x	x
RAM 1.3	0000	007F										x	x	x	x	x	x	x
RAM 1.4	0000	007F										x	x	x	x	x	x	x

Substitute 0 in place of x to get 'From' address and 1 to get 'To' address

Memory design – Increasing the word size



Memory Design



Memory Design – Increasing the number of words

- Problem - 2

- Design 1024 × 8 - bit RAM using 256 × 8 - bit RAM
- Solution: $p = 1024 / 256 = 4$; $q = 8 / 8 = 1$
- Therefore, $p \times q = 4 \times 1 = 4$ memory chips of size 256 × 8 are required to construct 1024 × 8 bit RAM


[illegible]

Memory Address Map


Component	Hexadecimal address		Address Bus															
	From	To	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1	0000	00FF							0	0	0	0	0	0	0	0	0	0
RAM 2	0100	01FF							0	1	x	x	x	x	x	x	x	x
RAM 3	0200	02FF							1	0	x	x	x	x	x	x	x	x
RAM 4	0300	03FF							1	1	x	x	x	x	x	x	x	x


Substitute 0 in place of x to get 'From' address and 1 to get 'To' address

Memory Design – Increasing the number of words



Design with gates






Memory Design

- Problem - 3
- Design 256×16 – bit RAM using 128×8 – bit RAM chips

[illegible]

Memory Address Map

Component	Hexadecimal address		Address Bus															
	From	To	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1.1	0000	007F									0	x	x	x	x	x	x	x
RAM 1.2	0000	007F									0	x	x	x	x	x	x	x
RAM 2.1	0080	00FF									1	x	x	x	x	x	x	x
RAM 2.2	0080	00FF									1	x	x	x	x	x	x	x



Memory Design

- Problem - 4


- Design 256×16 – bit RAM using 256×8 – bit RAM chips and 256×8 – bit ROM using 128×8 – bit ROM chips.

[illegible]

Memory Address Map

Component	Hexadecimal address		Address Bus															
	From	To	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1.1	0000	007F								0	x	x	x	x	x	x	x	x
RAM 1.2	0000	007F								0	x	x	x	x	x	x	x	x
ROM 1	0080	00FF								1	0	x	x	x	x	x	x	x
ROM 2	0080	00FF								1	1	x	x	x	x	x	x	x

Address Bus



Memory design

- Problem – 5
- A computer employs RAM chips of 128×8 and ROM chips of 512×8 . The computer system needs 256 bytes of RAM, 1024 x 16 of ROM, and two interface units with 256 registers each. A memory mapped I/O configuration is used. The two higher -order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers.
- a. Compute total number of decoders are needed for the above system?
- b. Design a memory-address map for the above system
- c. Show the chip layout for the above design

Requirements

S.NO	Memory	N x W	N ¹ x W ¹	P	q	p * q	x	y	z	Total
1	RAM	128 x 8	256 x 8	2	1	2	7	1	2	10
2	ROM	512 x 8	1024 x 16	2	2	4	9	1	2	12
3	Interface	256		2	1	2	8	1	2	11
4										

q is 1 always for interfaces.

Number of registers = 2^x

P = number of interfaces

Number of data lines = size of registers

Memory Address Map

Component	Hexadecimal Address		Address Bus													
	From	To	15 - 12	11	10	9	8	7	6	5	4	3	2	1	0	
RAM1	0000	007F		0	0	0			x	x	x	x	x	x	x	
RAM2	0200	027F		0	0	1			x	x	x	x	x	x	x	
ROM1.1	0400	05FF		0	1	0	x	X	x	x	x	x	x	x	x	
ROM1.2	0400	05FF		0	1	0	x	X	x	x	x	x	x	x	x	
ROM2.1	0600	07FF		0	1	1	x	X	x	x	x	x	x	x	x	
ROM2.2	0600	07FF		0	1	1	x	X	x	x	x	x	x	x	x	
Interface1	0800	08FF		1	0	0		X	x	x	x	x	x	x	x	
Interface2	0A00	0AFF		1	0	1		x	x	x	x	x	x	x	x	

Address Bus

