

| Roll No. | Simulation Assignment |
|----------|---|
| 1 | Full Adder and Full Subtractor |
| 2 | Full Adder and Full Subtractor |
| 3 | Full Adder and Full Subtractor |
| 4 | Full Adder and Full Subtractor |
| 5 | 2-Bit Comparator |
| 6 | 2-Bit Comparator |
| 7 | 2-Bit Comparator |
| 8 | 2-Bit Comparator |
| 9 | Parity Even and Odd Circuit |
| 10 | Parity Even and Odd Circuit |
| 11 | Parity Even and Odd Circuit |
| 12 | Parity Even and Odd Circuit |
| 13 | D and J-K flip Flop |
| 14 | D and J-K flip Flop |
| 15 | D and J-K flip Flop |
| 16 | D and J-K flip Flop |
| 17 | T and D Flip Flop |
| 18 | T and D Flip Flop |
| 19 | T and D Flip Flop |
| 20 | T and D Flip Flop |
| 21 | 8:1 MUX |
| 22 | 8:1 MUX |
| 23 | 8:1 MUX |
| 24 | 8:1 MUX |
| 25 | 3:8 Decoder |
| 26 | 3:8 Decoder |
| 27 | 3:8 Decoder |
| 28 | 3:8 Decoder |
| 29 | Boolean Laws |
| 30 | Boolean Laws |
| 31 | Boolean Laws |
| 32 | Boolean Laws |
| 33 | Implementation of AND,OR and NOT using NAND Gates |
| 34 | Implementation of AND,OR and NOT using NAND Gates |
| 35 | Implementation of AND,OR and NOT using NAND Gates |
| 36 | Implementation of AND,OR and NOT using NAND Gates |
| 37 | 8:3 Encoder |
| 38 | 8:3 Encoder |
| 39 | 8:3 Encoder |
| 40 | 8:3 Encoder |
| 41 | Implemenetation of Full Adder SUM and Carry boolean Expression using 4:1 MUX |
| 42 | Implemenetation of Full Adder SUM and Carry boolean Expression using 4:1 MUX |
| 43 | Implemenetation of Full Adder SUM and Carry boolean Expression using 4:1 MUX |

| | |
|----|---|
| 44 | Implenetenation of Full Adder SUM and Carry boolean Expression using 4:1 MUX |
| 45 | Implenetation of Full Adder SUM and Carry boolean Expression using Decoder |
| 46 | Implenetation of Full Adder SUM and Carry boolean Expression using Decoder |
| 47 | Implenetation of Full Adder SUM and Carry boolean Expression using Decoder |
| 48 | Implenetation of Full Adder SUM and Carry boolean Expression using Decoder |
| 49 | S-R and J-K Flip Flop |
| 50 | S-R and J-K Flip Flop |
| 51 | S-R and J-K Flip Flop |
| 52 | S-R and J-K Flip Flop |
| 53 | 1:8 DMUX |
| 54 | 1:8 DMUX |
| 55 | 1:8 DMUX |
| 56 | 1:8 DMUX |
| 57 | Implementation of Even parity boolean expression using 4:1 MUX |
| 58 | Implementation of Even parity boolean expression using 4:1 MUX |
| 59 | Implementation of Even parity boolean expression using 4:1 MUX |
| 60 | Implementation of Even parity boolean expression using 4:1 MUX |
| 61 | Implementation of Odd parity boolean expression using decoder |
| 62 | Implementation of Odd parity boolean expression using decoder |
| 63 | Implementation of Odd parity boolean expression using decoder |
| 64 | Implementation of Odd parity boolean expression using decoder |
| 65 | Implenetation of Subtractor Difference and Borrow boolean Expression using Decoder |
| 66 | Implenetation of Subtractor Difference and Borrow boolean Expression using Decoder |
| 67 | Implenetation of Subtractor Difference and Borrow boolean Expression using Decoder |
| 68 | Implenetation of Subtractor Difference and Borrow boolean Expression using Decoder |
| 69 | Implenetation of Full Subtractor Difference and Borrow boolean Expression using 4:1 MUX |
| 70 | Implenetation of Full Subtractor Difference and Borrow boolean Expression using 4:1 MUX |
| 71 | Implenetation of Full Subtractor Difference and Borrow boolean Expression using 4:1 MUX |
| 72 | Implenetation of Full Subtractor Difference and Borrow boolean Expression using 4:1 MUX |
| 73 | Implementation of AND,OR and NOT using NOR Gates |
| 74 | Implementation of AND,OR and NOT using NOR Gates |
| 75 | Implementation of AND,OR and NOT using NOR Gates |
| 76 | Implementation of AND,OR and NOT using NOR Gates |
| 77 | Implementation of AND,OR and NOT using NOR Gates |

