


The carry output Boolean function of each stage in a 4 stage carry look ahead adder can be expressed by futting i = 0; in each 1:  $C_1 = G_0 + P_0 C_0$ - - - each stage in a 4 stage  $i = C_1 = G_0 + P_0 C_0$ i=1; 1h ev (4): C2 = G1 + P1 C1 (2 = GI+ PI (GO+POCO) By putting the value of CI from eq (5) C2 = G1+ P1G0+ P1 P0 C0 - - eq (6) 1=2; mev (4): (3 = G3+ Pg Cg C3 = G2 + P2 (G1+P1 G0+P, Po (0) -fromeq(6) C3 = G2+ P2G1+ P2P, G0+P2P, P0C0 -- eq (7) i=3; m ev (4): C4 = G3 + P3 C3 C4 = G3+P3(G2+P2G1+P2P1G0+P2P, POCO) from evg) C4 = G3 + P3G2 + P3P2G1 + P3P2P, G0 + P3P2P, P0C0 Page-2 \* From eq no (8) we observe that (4 does not have to wait for (3, Crand CI to propagate but actually (4 is propagated

at the same as (3, (2 and C1. (4 does not depend on C3, C1&C, and depends on Coonyas shown in earls)

\* From eq no. (4), (5), (6) (7) and 8 we observe that Boolean expression for each carry output is the sum of products, so these can be implemented with one level of AND gates followed by and jete. They are in soft forms.

The figure given below show the implementation of C4, C3, CzandC1 for a 464 Cashy look - a head Adder:



Circuit Diagram

Figure - R Logic Diagram of Look-ahead carry adder

Disadvantages of Look-ahead carry Adder:

(1) The carry look-ahead Adder circuit becomes (omplicated as the no of variables are increased to other types of Adders.

(2) The circuit is Costly as compared to other types of Adders.

