Course Title:	Electronic Circuits I
Course Number:	ELE404
Semester/Year (e.g. F2016)	W2024

Instructor:	Prof. Fei Yuan
Assignment:	Design Project

Due Date	April 7 2024
Submission Date	April 7 2024

Last Name	First Name	Student Number	Section	Signature*
Patel	Dev	501175090	06	Darkove

\*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <a href="http://www.ryerson.ca/senate/current/pol60.pdf">http://www.ryerson.ca/senate/current/pol60.pdf</a>

## **Table of Contents**

1.	Introduction
	3
	Objectives
	3
3.	Summary of Design and
	Calculations4
4.	Circuit
	Diagram
	8
5.	Experimental
	Results
	9
6.	Conclusion and
	Remarks1
	3
7.	References
	14

#### 1. Introduction

The final report of ELE404 is called the Amplifier Design Project as shown in the report below. The project consists of our understanding of using BJTs (Bipolar Junction Transistors) to amplify voltages with multi stage amplifiers with specifications provided. The software used to simulate the circuit was Multisim and the calculations shown are written on a tablet.

#### 2. Objectives

The objective of this project is to design and construct a BJT amplifier that can achieve the required specifications provided below.

Specifications for the circuit are summarized below:

- Power supply: +10 V relative to the ground
- Quiescent current drawn from the power supply: no larger than 10 mA
- No-load voltage gain (at 1 kHz): |Avo| = 50 (± 10%)
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak
- Loaded voltage gain (at 1 kHz and with RL = 1 k $\Omega$ ): no smaller than 90% of the no-load voltage gain
- Maximum loaded output voltage swing (at 1 kHz and RL = 1 k $\Omega$ ): no smaller than 4 V peak to peak

• Input resistance (at 1 kHz): no smaller than 20 kΩ

Amplifier type: inverting or non-inverting

• Frequency response: 20 Hz to 50 kHz (-3dB response)

• Type of transistors: **BJT** 

• Number of transistors (stages): no more than 3

ullet Resistances permitted: values smaller than 220 k $\Omega$  from the E24 series

• Capacitors permitted: 0. 1 μF, 1. 0 μF, 2. 2 μF, 4. 7 μF, 10 μF, 47 μF, 100 μF, 220 μF

• Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit

### **3.Summary of Design and Calculations**

The design used will be a three stage amplifier with the first stage being a CE, second stage also being a CE and the last stage being a CC leading to a CE-CE-CC layout. With each layout there will be a biasing design with two more resistors being connected to the base node of the BJT where one resistor will be connected to the VCC being 10V and the other being connected to the ground. The reason to add these resistors is to help with the generation of DC biasing voltage at the base of the BJT to make it more stable. The function generator will be used as the source with 1kHz frequency and with that a  $600\Omega$  resistor will be connected as source built in resistance as per the requirement as well as the load resistance being  $1k\Omega$ . Capacitors will be connected to the start of each stage to block DC current passing through because each stage has a different DC voltage leading to the biasing not being disturbed.

Summary of the values found during calculations are shown below in each table:

R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>	R <sub>4</sub>	R <sub>5</sub>	$R_6$
210kΩ	40kΩ	172kΩ	40kΩ	33kΩ	200kΩ

**Table 1**: Biasing Resistor Values

C1	C2	С3	C4
10μF	10μF	10μF	10μF

Table 2: Capacitor Values

RC <sub>1</sub>	RC <sub>2</sub>	RE <sub>1</sub>	RE <sub>2</sub>	RE <sub>3</sub>
10kΩ	1kΩ	1kΩ	Ω08	600Ω

Table 3: Emitter and Collector Resistor Values

I <sub>B</sub>	I <sub>c</sub>	β	g <sub>m</sub>	r <sub>BE</sub>
6.26μΑ	743μΑ	150	0.0288 S	5.2kΩ

Table 4: CE Stage 1 Important Values

I <sub>B</sub>	I <sub>c</sub>	β	g <sub>m</sub>	r <sub>BE</sub>
2.88μΑ	4.3mA	150	0.1538 S	975Ω

Table 5: CE Stage 2 Important Values

I <sub>B</sub>	I <sub>c</sub>	β	<b>g</b> <sub>m</sub>	r <sub>BE</sub>
119μΑ	10mA	150	0.3846 S	390Ω

**Table 6**: CE Stage 3 Important Values

The CE amplifiers being stage 1 and stage 2 will amplify by 10 and 5 respectively and then the CC amplifier will be stage 3 to stabilize the gain and achieve a total of 50 voltage gain. The calculations for each value in the tables are shown below for each stage including  $R_{\rm in}$  and many other values needed for each equation which were done on a tablet. The reason for choosing the resistors are shown as well and the assumptions made for the value of resistances were


taken into consideration with previous labs and trial and error in Multisim to achieve the required output. The voltage gain for each is also shown.

# Stage 1: CE Amplifier ASSUME ic = 750 MA / B=150 , Av=10 = Av=RE, Assume Rc=10RE $I_{B} = \frac{I_{C}}{B} = 5 \times 10^{-6} A$ = RE= 104-12 = 1452 KVL @ VB $I_{E} = I_{B} + I_{C}$ $V_{B} = (1000)(755\times10^{-6}) + 0.7$ $I_{E} = (750\times10^{-6} + 5\times10^{-6})_{A}$ $V_{B} = 1.455 V$ $I_{E} = 755\times10^{-6} A$ -VB + REITE +0.7=0 Voltage Division $VB = \frac{R_2}{R_1 + R_2} V_{CC} \rightarrow \frac{VB}{V_{CE}} = \frac{R_2}{R_1 + R_2} \rightarrow \frac{R_2}{R_1 + R_2} = 0.1455 \vee$ Small Signal RITIES The Sandle = RC = 10 + R, RE = 14 - RRITIES The Sandle = RC = 10 + R, RE = 14 - RRITIES The Sandle = RC = 10 + R, RC = 10 + RRITIES The Sandle = RC = 10 + R, RC = 10 + RRITIES THE SINCE ROLL RIPIES SINCE RITIES SINCE RITIES SINCE RITIES Let R\_ = 210KD since Voltage at base should not vary. $\frac{VB}{R_2} + \frac{VB-VCE}{R_1} + IB = 0$ $\frac{1.455}{R_2} + \frac{1.455-10}{210,000} + \frac{(5MA)}{100} = 0$ $\frac{1.455}{R_2} + \frac{(-4.069 \times 10^{-5} + 5 \times 10^{-6})}{R_2} = 0$ $\frac{1.455}{R_2} + \frac{(-4.069 \times 10^{-5} + 5 \times 10^{-6})}{R_2} = 0$ Rin = Rs + RV/R2// Mbe + (B+1) REI] = 600 + [210K//40K// (5200) + (150+1)(1000)] =600+ [210K/140K//156.2K]

= 600+ 27651.84 = 28251.8441 SL

Stage 2: CE Amplifier

Assume ic = 4mA / 
$$\beta$$
=150 ,  $A_V$ =10  $\Rightarrow A_V = \frac{Rc}{Re}$  , Assume  $R_c$ =10 $R_c$ 
 $\therefore 3m = ic = \frac{4 \times 10^{-3} A}{26 \times 10^{-3} V}$   $I_6 = \frac{Ic}{B} = \frac{2.67 \times 10^{-5} A}{26 \times 10^{-3} V}$   $I_6 = \frac{Ic}{B} = \frac{2.67 \times 10^{-5} A}{26 \times 10^{-3} V}$   $I_6 = \frac{Ic}{B} = \frac{2.67 \times 10^{-5} A}{200 \times 10^{-5} M}$   $I_6 = \frac{Ic}{B} = \frac{100 \times 10^{-5} M}{200 \times 10^{-5} M}$   $I_6 = \frac{Ic}{B} = \frac{100 \times 10^{-5} M}{200 \times 10^{-5} M}$   $I_6 = \frac{Ic}{B} = \frac{Ic$ 



Stage 1: Av,

$$Av_{1} = -3m_{1}(Ra/IRinz)$$

$$1+9m_{1}RE_{1}$$

$$Av_{1} = -0.02885(10,000/52564)$$

$$1+(0.0288)(1000)$$

$$Av_{1} = -3.32976$$

Stage 2: Av<sub>2</sub>

$$Av_{2} = -9m_{2}(RC_{2}/IRin_{3})$$

$$1+9m_{2}RE_{2}$$

$$= -0.1538(1000/955.76)$$

$$1+(0.1538)(100)$$


$$= -75.20936$$

$$16.38$$

$$Av_{2} = -4.592$$

#### 4. Circuit Design

**Figure 1** shows the final design of the BJT amplifier in 3 stages that is simulated with Multisim. It consists of 3 BJTs that are 2N3904, 7 resistors, and 4 electrolytic capacitors. Vcc is 10V that is controlled by the source voltage. **Figure 2a** shows the built circuit in Multisim without load while **Figure 2b** shows the circuit with load.



By: Dev H Patel vcc VCC 10V 10V 10V R5 R3 RC2 **≶33kΩ** R1 ≷172kΩ ≷1kΩ RC1 C3 Q3 )2N3904 **≷**210kΩ **≷10kΩ** C2 -|-10μF )|<del>+</del> 10µF C4 C1 Q1 )2N3904 2N3904 )|<del>†</del> 10µF Key = A R11 1kΩ § XFG1 RE3 R6 R4 RE2 R2 ≷40kΩ **≷**40kΩ **≷200kΩ** 80Ω ≶ RE1 600Ω RS1 600Ω 1kΩ

Figure 1: The rough circuit design done on tablet




Figure 2a: The Multisim circuit made from Figure 1 with the circuit having no load

Figure 2b: The Multisim circuit made from Figure 1 with the circuit having load

#### **5. Experimental Results**




Figure E1: Graph of input and output voltage of Figure 2a where no load is connected

V <sub>O p-p</sub> [V]	V <sub>i p-p</sub> [V]	A <sub>vo</sub> [V/V]
7.75	156 mV	49.68

**Table E1:** Values of **Figure 2a** where no load is connected where f=1kHz and  $RL=\infty$ 




Figure E2: Graph of input and output voltage of Figure 2b where a load is connected

V <sub>O p-p</sub> [V]	V <sub>I p-p</sub> [V]	A <sub>v</sub> [V/V]
7.51	157 mV	47.83

**Table E2:** Values of **Figure 2b** where no load is connected where f=1kHz and RL =  $1k\Omega$ 




Figure E3: Quiescent current drawn from the power supply




Figure E4: Values for  $V_t$  and  $V_i$  with  $R_{t,in}$ 

$$R_i = R_{t,in} \left( \frac{v_i}{v_t - v_i} \right)$$

$R_i$ (Calculated) (kΩ)	$R_{t,in}$ (k $\Omega$ )	V <sub>t</sub> (rms)	V <sub>i</sub> (rms)	$R_i$ (k $\Omega$ )
28.25	28	55.96 mV	27.653 mV	27.35

Table E3: Values used to find R<sub>in</sub>

#### 6. Conclusion and Remarks

$$e\% = \frac{calculated\ value - measured\ value}{measured\ value} \times 100$$

Specification	Calculated	Measured	% Error	Success
Quiescent current: no larger than 10 mA;	750 μΑ	753 μΑ	0.40	Yes
Avo  = 50 (± 10%);	50	49.68	0.64	Yes
Maximum no-load output voltage swing	8V	7.75V	3.23	Yes
Loaded voltage gain: no smaller than 90% of Avo	45	47.83	5.92	Yes
Maximum loaded output voltage swing	7V	7.53V	7.04	Yes
Input resistance: <b>no</b> smaller than 20 k $\Omega$ ;	28.25kΩ	27.35kΩ	3.29	Yes

The specifications were all met for the design with all the percent errors being under 10%. The multisim values seem to be off by the calculated values due to the fact that the resistors had to be changed in each stage to achieve the specifications required. This happened due to the biasing or how the assumptions were made for some resistors in order to achieve the specifications required meaning those estimations caused this error but they were still met with minor errors. The calculations were also off, maybe due to rounding errors. Therefore, the format of a CE-CE-CC design was successful meeting the specifications included in the manual and calculations were all effective to the final goal.

#### 7. References

#### W

[1] Dept. of Electrical, Computer, & Biomedical Eng, "Design Project" Toronto Metropolitan University, Toronto