SPI Finite State Machine

CPOL: Sets the polarity of the clock signal during the Idle State.

CPHA: Selects the clock phase, depending on CPHA the rising or Falling edge (is captured on the will be used to sample/shift data) first clock edge, which

* LITE CPHA=1, then date round For be sumpled on the second clock understand edge ie the Falling edge if CPOL=0.

Since CPOL = 0, the First edge is a rising edge.

Since CPHA=U, data iF CPOL = 0 will be the rising edge.

FSM inputs & outputs

4 Inputs:

- t-start: Start Transaction

· reset: Syncronous Deset

· count: number of bytes to shift remaining

□ Dutputs:

· CS: Control Slave

· Load / unload status

· state

FSM States

> State O (resetlerror): Tritial State of FSM, but also default state.

1> State | Cidle): when a transaction hasn't started, or when a transaction just finished

State 2 (load): When a transaction just starts (t-start=1), from idle, "loading" transaction data, including count (the # of hits of data needed to be shirted). if count (!=0), meaning there is data remaining needing to be shifted, then we come to the transact state.

Data Shifting There we do the data shifting. There are a few things needed to be done for data shifting.

- 1. We assign most hime to the most significant digit of our mosif shift register. > Only is the slave is selected
- Cs=0), else set to l'bz undefined. I 2. We assign spi-clk to the

sys_clk if we're in transact state else pull to 16'0.

3. On the rising edge of the spi-clk and we are in trusact otale, shift the misor register left by one bit and in the new space put the miso line's current state/data.

4. On the Falling edge of spi-clk and in transact mode, we shift mosile register left by one, Checause that left mest bit was sent down the most line in step 1.) and in the new space fill it with a 0,1'b0.

5. Also on the falling edge of spi-clko and in trusact decrement the count register.

1> Stale 4 (unload): This is where we "latch" the content of the miso shift register to the dout register.

R: Register "/": Output State Idle /1 Unbod 14 C5 = 1 CS = D misor = 0 misoR = 0 mosiR = 0 mosiR=0 count = c count = 0 dout R = clout R doutR=misoR reset 10 CS = 1 miso R = 0 mosi R= O count =0 dout R= 0 Load /2 Transact 13 CS = 0 mis o R = 0 CS = D mosiR = dinR count = t_size doutk=dout R