


## 2-Mbit serial I2C bus EEPROM

Datasheet - production data



#### **Features**

- Compatible with all I<sup>2</sup>C bus modes:
  - 1 MHz
  - 400 kHz
  - 100 kHz
- Memory array:
  - 2 Mbit (256 Kbyte) of EEPROM
  - Page size: 256 byte
  - Additional Write lockable page
- Single supply voltage:
  - 1.8 V to 5.5 V over –40 °C / +85 °C
- Write:
  - Byte Write within 10 ms
  - Page Write within 10 ms
- Random and sequential Read modes
- Write protect of the whole memory array
- Enhanced ESD/Latch-Up protection
- More than 4 million Write cycles
- More than 200-years data retention

#### **Packages**

- SO8 ECOPACK2<sup>®</sup>
- WLCSP ECOPACK2<sup>®</sup>
- Unsawn wafer (each die is tested)

Contents M24M02-DR

## **Contents**

1	Desc	cription		6
2	Sign	al desc	ription	8
	2.1	Serial	Clock (SCL)	8
	2.2	Serial	Data (SDA)	8
	2.3	Chip E	Enable (E2)	8
	2.4	Write (	Control (WC)	8
	2.5		round)	
	2.6		, voltage (V <sub>CC</sub> )	
		2.6.1	Operating supply voltage (V <sub>CC</sub> )	
		2.6.2	Power-up conditions	
		2.6.3	Device reset	9
		2.6.4	Power-down conditions	9
3	Mam	ory oro	janization	10
•	WICH	iory org	Juni201011	
4	Devi	ce oper	ration	11
	4.1	Start c	ondition	12
	4.2	Stop c	ondition	12
	4.3	Data ir	nput	12
	4.4	Ackno	wledge bit (ACK)	12
	4.5	Device	e addressing	13
5	Instr	uctions	<b>;</b>	14
	5.1		operations	
	0.1	5.1.1	•	
		5.1.2	Page Write	
		5.1.3	Write Identification Page	
		5.1.4	Lock Identification Page	
		5.1.5	ECC (Error Correction Code) and Write cycling	
		5.1.6	Minimizing Write delays by polling on ACK	18
	5.2	Read	operations	19
		5.2.1	Random Address Read	



M24M02-DR Contents

	5.2.2	Current Address Read	20
	5.2.3	Sequential Read	20
	5.2.4	Read Identification Page	20
	5.2.5	Read the lock status	21
6	Initial delive	ery state	22
7	Maximum ra	ating	23
8	DC and AC	parameters	24
9	Package inf	formation	31
	9.1 SO8N	I package information	32
	9.2 WLCS	SP package information	33
10	Part numbe	ering	35
11	Revision his	story	38



List of tables M24M02-DR

## List of tables

Table 1.	Signal names	6
Table 2.	Signals vs. bump position	
Table 3.	Device select code	
Table 4.	Most significant address byte	14
Table 5.	Least significant address byte	14
Table 6.	Absolute maximum ratings	23
Table 7.	Operating conditions	24
Table 8.	AC measurement conditions	24
Table 9.	Input parameters	24
Table 10.	Cycling performance	25
Table 11.	Memory cell data retention	25
Table 12.	DC characteristics	
Table 13.	400 kHz AC characteristics	27
Table 14.	1 MHz AC characteristics	28
Table 15.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,	
	package mechanical data	32
Table 16.	WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scale	
	package mechanical data	34
Table 17.	Ordering information scheme	35
Table 18.	Ordering information scheme (unsawn wafer)	
Table 19.	Document revision history	



M24M02-DR List of figures

# **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	SO8 connections, top view	
Figure 3.	WLCSP connections	
Figure 4.	Chip enable inputs connection	8
Figure 5.	Block diagram	. 10
Figure 6.	I <sup>2</sup> C bus protocol	
Figure 7.	Write mode sequences with $\overline{\text{WC}}$ = 0 (data write enabled)	
Figure 8.	Write mode sequences with WC = 1 (data write inhibited)	. 16
Figure 9.	Write cycle polling flowchart using ACK	. 18
Figure 10.	Read mode sequences	. 19
Figure 11.	AC measurement I/O waveform	. 24
Figure 12.	Maximum Rbus value versus bus parasitic capacitance (Cbus) for	
	an I2C bus at maximum frequency fC = 400 kHz	. 29
Figure 13.	Maximum R <sub>bus</sub> value versus bus parasitic capacitance C <sub>bus</sub> ) for	
	an I <sup>2</sup> C bus at maximum frequency f <sub>C</sub> = 1MHz	. 29
Figure 14.	AC waveforms	
Figure 15.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package outline .	. 32
Figure 16.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,	
	package recommended footprint	. 33
Figure 17.	WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scale	
	package outline	. 33
Figure 18.	WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scale	
	package recommended footprint	. 34



**Description** M24M02-DR

## **Description**

The M24M02-DR is a 2 Mbit I<sup>2</sup>C-compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as 256 K × 8 bits.

The M24M02-DR can operate with a supply voltage from 1.8 V to 5.5 V, over an ambient temperature range of -40 °C / +85 °C.

The M24M02-DR offers an additional page, named the Identification Page (256 byte). The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.


VCC E2 SDA M24M02-DR SCL  $\overline{\mathsf{WC}}$ Vss AI17726

Figure 1. Logic diagram

Table 1. Signal names

Signal name	Function	Direction				
E2	Chip Enable	Input				
SDA	Serial Data	I/O				
SCL	Serial Clock	Input				
WC	Write Control	Input				
V <sub>CC</sub>	Supply voltage	-				
V <sub>SS</sub>	Ground	-				


Figure 2. SO8 connections, top view



- 1. DU: Don't use (no signal should be applied on this pin; if connected, must be connected to  $V_{SS}$ )
- 2. See Section 9: Package information for package dimensions, and how to identify pin 1

M24M02-DR Description

Figure 3. WLCSP connections



- 1. DU: Don't use (no signal should be applied on this pin; if connected, must be connected to  $V_{ss}$ )
- 2. See Section 9: Package information for package dimensions, and how to identify pin 1.

Table 2. Signals vs. bump position

Position	Α	В	С	D
1	-	-	SCL	-
2	V <sub>CC</sub>	WC	-	SDA
3	DU	-	-	V <sub>SS</sub>
4	-	DU	E2	-

Signal description M24M02-DR

## 2 Signal description

### 2.1 Serial Clock (SCL)

The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

## 2.2 Serial Data (SDA)

SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected (*Figure 12* indicates how to calculate the value of the pull-up resistor).

## 2.3 Chip Enable (E2)

This input signal is used to set the value that is to be looked for on the bit b3 of the 7-bit device select code. This input must be tied to  $V_{CC}$  or  $V_{SS}$ , to establish the device select code as shown in *Figure 4*. When not connected (left floating), this input is read as low (0

VCC VCC M24xxx Ei VSS VSS Ai12806

Figure 4. Chip enable inputs connection

## 2.4 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (WC) is driven high. Write operations are enabled when Write Control (WC) is either driven low or left floating.

When Write Control ( $\overline{WC}$ ) is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.

## 2.5 V<sub>SS</sub> (ground)

V<sub>SS</sub> is the reference for the V<sub>CC</sub> supply voltage.

577

M24M02-DR Signal description

## 2.6 Supply voltage (V<sub>CC</sub>)

## 2.6.1 Operating supply voltage (V<sub>CC</sub>)

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see Operating conditions in *Section 8: DC and AC parameters*). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle  $(t_W)$ .

#### 2.6.2 Power-up conditions

The  $V_{CC}$  voltage has to rise continuously from 0 V up to the minimum  $V_{CC}$  operating voltage (see Operating conditions in *Section 8: DC and AC parameters*).

#### 2.6.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until  $V_{CC}$  has reached the internal reset threshold voltage. This threshold is lower than the minimum  $V_{CC}$  operating voltage (see Operating conditions in Section 8: DC and AC parameters). When  $V_{CC}$  passes over the POR threshold, the device is reset and enters the Standby Power mode; however, the device must not be accessed until  $V_{CC}$  reaches a valid and stable DC voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range (see Operating conditions in Section 8: DC and AC parameters).

In a similar way, during power-down (continuous decrease in  $V_{CC}$ ), the device must not be accessed when  $V_{CC}$  drops below  $V_{CC}$ (min). When  $V_{CC}$  drops below the power-on-reset threshold voltage, the device stops responding to any instruction sent to it.

#### 2.6.4 Power-down conditions


During power-down (continuous decrease in  $V_{CC}$ ), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

Memory organization M24M02-DR

# 3 Memory organization

The memory is organized as shown below.

Figure 5. Block diagram



M24M02-DR **Device operation** 

#### **Device operation** 4

The device supports the I<sup>2</sup>C protocol. This is summarized in *Figure 6*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.




Figure 6. I<sup>2</sup>C bus protocol

Device operation M24M02-DR

#### 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

### 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

### 4.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

## 4.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.

12/40 DocID18204 Rev 9

M24M02-DR Device operation

## 4.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 3* (most significant bit first).

	Device type identifier <sup>(1)</sup>			Chip Enable		ddress its	RW	
	b7	b6	b5	b4	b3	b2	b1	b0
Device select code when addressing the memory array	1	0	1	0	E2 <sup>(2)</sup>	A17	A16	RW
Device select code when addressing the Identification page	1	0	1	1	E2 <sup>(2)</sup>	х	Х	R₩

Table 3. Device select code

When the device select code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E2) input.

The  $8^{th}$  bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

<sup>1.</sup> The most significant bit, b7, is sent first.

<sup>2.</sup> E2 bit value is compared to the logic level applied on the input pin E2.

Instructions M24M02-DR

### 5 Instructions

### 5.1 Write operations

Following a Start condition the bus master sends a device select code with the  $R/\overline{W}$  bit  $(R\overline{W})$  reset to 0. The device acknowledges this, as shown in *Figure 7*, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Table 4. Most significant address byte

rable it most eighneath addition by to								
A15	A14	A13	A12	A11	A10	A9	A8	
Table 5. Least significant address byte								
Table 3. Least significant address byte								
A7	A6	A5	A4	A3	A2	A1	A0	

The 256 Kbytes (2 Mb) are addressed with 18 address bits, the 16 lower address bits being defined by the two address bytes and the most significant address bits (A17, A16) being included in the Device Select code (see *Table 4*).

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the " $10^{th}$  bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle  $t_W$  is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition and the successful completion of an internal Write cycle ( $t_W$ ), the device internal address counter is automatically incremented to point to the next byte after the last modified byte.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are *not* acknowledged, as shown in *Figure 8*.

M24M02-DR Instructions

### 5.1.1 Byte Write

After the device select code and the address byte, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 7*.

 $\overline{\mathsf{WC}}$ **ACK** ACK ACK ACK Byte Write Dev sel Byte addr Byte addr Data in Stop Start R/W WC ACK ACK ACK ACK Page Write Dev sel Byte addr Byte addr Data in 1 Data in 2 Start R/W WC (cont'd) ACK ACK Data in N Page Write (cont'd) AI01106d

Figure 7. Write mode sequences with  $\overline{WC} = 0$  (data write enabled)


Instructions M24M02-DR

### 5.1.2 Page Write

The Page Write mode allows up to 256 byte to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, A17/A8, are the same. If more bytes are sent than will fit up to the end of the page, a "roll-over" occurs, i.e. the bytes exceeding the page end are written on the same page, from location 0.

The bus master sends from 1 to 256 byte of data, each of which is acknowledged by the device if Write Control (WC) is low. If Write Control (WC) is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck, as shown in *Figure 8*. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus master generating a Stop condition.



M24M02-DR Instructions

#### 5.1.3 Write Identification Page

The Identification Page (256 byte) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- MSB address bits A17/A8 are don't care except for address bit A10 which must be '0'.
   LSB address bits A7/A0 define the byte address inside the Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

### 5.1.4 Lock Identification Page

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b
- Address bit A10 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care

#### 5.1.5 ECC (Error Correction Code) and Write cycling

The Error Correction Code (ECC) is an internal logic function which is transparent for the  $I^2C$  communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes<sup>(1)</sup>. Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group<sup>(1)</sup>. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined *Table 10: Cycling performance*.

<sup>1.</sup> A group of four bytes is located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3], where N is an integer.



DocID18204 Rev 9 17/40

Instructions M24M02-DR

### 5.1.6 Minimizing Write delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time  $(t_w)$  is shown in AC characteristics tables in *Section 8: DC and AC parameters*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 9, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).




Figure 9. Write cycle polling flowchart using ACK

18/40

DocID18204 Rev 9

The seven most significant bits of the Device Select code of a Random Read (bottom right box in the figure) must be identical to the seven most significant bits of the Device Select code of the Write (polling instruction in the figure).

M24M02-DR Instructions

## 5.2 Read operations

Read operations are performed independently of the state of the Write Control ( $\overline{WC}$ ) signal.

After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.

For the Read instructions, after each byte read (data out), the device waits for an acknowledgment (data in) during the 9th bit time. If the bus master does not acknowledge during this 9th time, the device terminates the data transfer and switches to its Standby mode.

ACK NO ACK Current Address Dev sel Data out Read Stop Start R/W **ACK** ACK ACK ACK NO ACK Random Address Dev sel Byte addr Byte addr Dev sel Data out Read Stop Start Start R/W R/W ACK ACK ACK NO ACK Sequential Current Dev sel Data out 1 Data out N Read Start Stop R/W ACK ACK ACK ACK ACK Sequention Random Dev sel Byte addr Byte addr Dev sel Data out1 Read Start R/W R/W ACK NO ACK Data out N AI01105d

Figure 10. Read mode sequences

Instructions M24M02-DR

#### 5.2.1 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 10*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

#### 5.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 10*, *without* acknowledging the byte.

Note that the address counter value is defined by instructions accessing either the memory or the Identification page. When accessing the Identification page, the address counter value is loaded with the byte location in the Identification page, therefore the next Current Address Read in the memory uses this new address counter value. When accessing the memory, it is safer to always use the Random Address Read instruction (this instruction loads the address counter with the byte location to read in the memory, see *Section 5.2.1*) instead of the Current Address Read instruction.

#### 5.2.3 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 10*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

#### 5.2.4 Read Identification Page

The Identification Page (256 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode.

The Identification Page can be read by issuing an Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The MSB address bits A17/A8 are don't care, the LSB address bits A7/A0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the Identification Page from location 100d, the number of bytes should be less than or equal to 156, as the ID page boundary is 256 bytes).

20/40 DocID18204 Rev 9

M24M02-DR Instructions

#### 5.2.5 Read the lock status

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit if the Identification page is unlocked, otherwise a NoAck bit if the Identification page is locked.

Right after this, it is recommended to transmit to the device a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic,
- Stop: the device is then set back into Standby mode by the Stop condition.



Initial delivery state M24M02-DR

# 6 Initial delivery state

The device is delivered with all the memory array bits and Identification page bits set to 1 (each byte contains FFh).



M24M02-DR Maximum rating

## 7 Maximum rating

Stressing the device outside the ratings listed in *Table 6* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 6. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
	Ambient operating temperature	-40	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Lead temperature during soldering see note (1)		note <sup>(1)</sup>	°C
I <sub>OL</sub>	DC output current (SDA = 0)	-	5	mA
V <sub>IO</sub>	Input or output range	-0.50	6.5	٧
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic pulse (Human Body model) <sup>(2)</sup>	-	3000	V

Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS directive 2011/65/EU of July 2011).

Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001-2012 standard, C1=100 pF, R1=1500 Ω).

## 8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Table 7. Operating conditions

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 8. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C <sub>bus</sub>	Load capacitance	-	100	pF
-	SCL input rise/fall time, SDA input fall time	-	50	ns
-	Input levels	0.2 V <sub>CC</sub> to	0.8 V <sub>CC</sub>	V
-	Input and output timing reference levels	0.3 V <sub>CC</sub> to	0.7 V <sub>CC</sub>	V

Figure 11. AC measurement I/O waveform




Table 9. Input parameters

Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance (SDA)	-	-	8	pF
C <sub>IN</sub>	Input capacitance (other pins)	-	-	6	pF
$Z_{L}$	Input impedance (E2, WC) <sup>(2)</sup>	$V_{IN}$ < 0.3 $V_{CC}$	30	-	kΩ
Z <sub>H</sub>	imput impedance (E2, WC)	$V_{IN} > 0.7 V_{CC}$	500	-	kΩ

- 1. Characterized only, not tested in production.
- 2. input impedance when the memory is selected (after a Start condition).

24/40 DocID18204 Rev 9

#### Table 10. Cycling performance

Symbol	Parameter	Test condition	Max.	Unit
Ncycle	Write cycle	$T_A \le 25$ °C, $V_{CC}(min) < V_{CC} < V_{CC}(max)$	4,000,000	Write cycle <sup>(2)</sup>
	endurance <sup>(1)</sup>	$T_A = 85 ^{\circ}\text{C},  V_{CC}(\text{min}) < V_{CC} < V_{CC}(\text{max})$	1,200,000	

- The write cycle endurance is defined for group of four bytes located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3] where N is an integer. The Write cycle endurance is defined by characterization and qualification.
- A Write cycle is executed when either a Page Write, a Byte write, a Write Identification Page or a Lock Identification Page instruction is decoded. When using the Byte Write, the Page Write or the Write Identification Page, refer also to Section 5.1.5: ECC (Error Correction Code) and Write cycling

Table 11. Memory cell data retention

Parameter	Test condition	Min.	Unit
Data retention <sup>(1)</sup>	T <sub>A</sub> = 55 °C	200	Year

For products identified by process letter K. The data retention behavior is checked in production, while the 200-year limit is defined from characterization and qualification results.



**Table 12. DC characteristics** 

Table 12. DC Characteristics						
Symbol	Parameter	Test conditions (in addition to those in <i>Table 7</i> and <i>Table 8</i> )	Min.	Max.	Unit	
I <sub>LI</sub>	Input leakage current ( E2, SCL, SDA)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode	-	± 2	μΑ	
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V <sub>SS</sub> or V <sub>CC</sub>	-	± 2	μΑ	
		$V_{CC}$ = 1.8 V, $f_c$ = 400 kHz	-	1	mA	
1	Supply current (Read)	V <sub>CC</sub> = 2.5 V, f <sub>c</sub> =400 kHz	-	1	mA	
I <sub>CC</sub>	Supply culterit (Neau)	V <sub>CC</sub> = 5.5 V, f <sub>c</sub> =400 kHz	- 2 r			
		1.8 V < V <sub>CC</sub> < 5.5 V, f <sub>c</sub> = 1 MHz	-	2.5	mA	
I <sub>CC0</sub>	Supply current (Write)	Average value during $t_W$ , 1.8 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V	-	2 <sup>(1)</sup>	mA	
I <sub>CC1</sub>		Device not selected <sup>(2)</sup> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 1.8 V	-	3	μΑ	
	Standby supply current	Device not selected <sup>(2)</sup> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 2.5 V			μΑ	
		Device not selected <sup>(2)</sup> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V	-	5	μΑ	
	Input low voltage	1.8 V ≤ V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	٧	
V <sub>IL</sub>	(SCL, SDA, WC)	2.5 V ≤ V <sub>CC</sub> < 5.5 V	-0.45	0.30 V <sub>CC</sub>	V	
	Input high voltage	1.8 V ≤ V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> +1		
V <sub>IH</sub>	(SCL, SDA, WC)	2.5 V ≤ V <sub>CC</sub> < 5.5 V	0.70 V <sub>CC</sub>	V <sub>CC</sub> +1	V	
		I <sub>OL</sub> = 1.0 mA, V <sub>CC</sub> = 1.8 V	-	0.2	V	
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 2.5 V	-	0.4	٧	
		I <sub>OL</sub> = 3.0 mA, V <sub>CC</sub> = 5.5 V	-	0.4	٧	

<sup>1.</sup> Characterized only, not tested in production.

<sup>2.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

Table 13. 400 kHz AC characteristics

Symbol	Alt.	Parameter <sup>(1)</sup>	Min.	Max.	Unit
$f_{\mathbb{C}}$	$f_{SCL}$	Clock frequency	-	400	kHz
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	600	-	ns
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	1300	-	ns
t <sub>QL1QL2</sub> <sup>(2)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(3)</sup>	120	ns
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(4)	((4)	ns
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(4)	(4)	ns
t <sub>DXCH</sub>	t <sub>SU:DAT</sub>	Data in set up time	100	-	ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns
t <sub>CLQX</sub> <sup>(5)</sup>	t <sub>DH</sub>	Data out hold time	100	-	ns
t <sub>CLQV</sub> <sup>(6)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	100	900	ns
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	600	-	ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	600	-	ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition set up time	600	-	ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	1300	-	ns
t <sub>WLDL</sub> <sup>(7)</sup>	t <sub>SU:WC</sub>	WC set up time (before the Start condition)	0	-	μs
t <sub>DHWH</sub> <sup>(8)</sup>	t <sub>HD:WC</sub>	WC hold time (after the Stop condition)	1	-	μs
t <sub>W</sub>	t <sub>WR</sub>	Write time	-	10	ms
t <sub>NS</sub> <sup>(2)</sup>	-	Pulse width ignored (input filter on SCL and SDA) - single glitch	-	80	ns

Test conditions (in addition to those specified under Operating conditions and AC test measurement conditions in Section 8: DC and AC parameters).

- 2. Characterized only, not tested in production.
- 3. With  $C_L = 10 pF$ .
- 4. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $^{12}$ C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $^{12}$ C < 400 kHz.
- 5. The min value for  $t_{\rm CLQX}$  (Data out hold time) of the M24xxx devices offers a safe timing to bridge the undefined region of the falling edge SCL.
- t<sub>CLQV</sub> is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V<sub>CC</sub> or 0.7 V<sub>CC</sub>, assuming that R<sub>bus</sub> × C<sub>bus</sub> time constant is within the values specified in *Figure 12*.
- 7.  $\overline{\text{WC}}$ =0 set up time condition to enable the execution of a WRITE command.
- 8. WC=0 hold time condition to enable the execution of a WRITE command.



**Table 14. 1 MHz AC characteristics** 

Symbol	Alt.	Parameter	Min.	Max.	Unit
$f_{\mathbb{C}}$	f <sub>SCL</sub>	Clock frequency	0	1	MHz
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	260	-	ns
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	400	-	ns
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(1)	(1)	ns
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(1)	(1)	ns
t <sub>QL1QL2</sub> <sup>(2)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(3)</sup>	120	ns
t <sub>DXCH</sub>	t <sub>SU:DAT</sub>	Data in setup time	50	-	ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns
t <sub>CLQX</sub> <sup>(4)</sup>	t <sub>DH</sub>	Data out hold time	100	-	ns
t <sub>CLQV</sub> <sup>(5)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	-	450	ns
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	250	-	ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	250	-	ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition setup time	250	-	ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	500	-	ns
t <sub>WLDL</sub> <sup>(6)</sup>	t <sub>SU:WC</sub>	WC set up time (before the Start condition)	0	-	μs
t <sub>DHWH</sub> <sup>(7)(2)</sup>	t <sub>HD:WC</sub>	WC hold time (after the Stop condition)	1	-	μs
t <sub>W</sub>	t <sub>WR</sub>	Write time	-	10	ms
t <sub>NS</sub> <sup>(2)</sup>	-	Pulse width ignored (input filter on SCL and SDA)	-	80	ns

<sup>1.</sup> There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $I^2C$  specification that the input signal rise and fall times be less than 120 ns when  $I_C < 1$  MHz.

<sup>2.</sup> Characterized only, not tested in production.

<sup>3.</sup> With  $C_L = 10 pF$ .

<sup>4.</sup> To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

<sup>5.</sup>  $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3  $V_{CC}$  or 0.7  $V_{CC}$ , assuming that the Rbus × Cbus time constant is within the values specified in *Figure 13*.

<sup>6.</sup>  $\overline{\text{WC}}$ =0 set up time condition to enable the execution of a WRITE command.

<sup>7.</sup>  $\overline{\text{WC}}$ =0 hold time condition to enable the execution of a WRITE command.


The R<sub>bus</sub> x C<sub>bus</sub>time constant must be below the 400 ns time constant line represented on the left.

The R<sub>bus</sub> x C<sub>bus</sub>time constant must be below the 400 ns time constant line represented on the left.

Bus line capacitor (pF)

Figure 12. Maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ ) for an I2C bus at maximum frequency  $f_{C}$  = 400 kHz

Figure 13. Maximum  $R_{bus}$  value versus bus parasitic capacitance  $C_{bus}$ ) for an I2C bus at maximum frequency  $f_{C}$  = 1MHz






Figure 14. AC waveforms



M24M02-DR Package information

## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.


For die information concerning the M24M02 delivered in unsawn wafer, please contact your nearest ST Sales Office.



Package information M24M02-DR

## 9.1 SO8N package information

Figure 15. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package outline



1. Drawing is not to scale.

Table 15. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package mechanical data

package mechanical data						
Cumbal	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.750	-	-	0.0689
A1	0.100	-	0.250	0.0039	-	0.0098
A2	1.250	-	-	0.0492	-	-
b	0.280	-	0.480	0.0110	-	0.0189
С	0.170	-	0.230	0.0067	-	0.0091
D	4.800	4.900	5.000	0.1890	0.1929	0.1969
Е	5.800	6.000	6.200	0.2283	0.2362	0.2441
E1	3.800	3.900	4.000	0.1496	0.1535	0.1575
е	-	1.270	-	-	0.0500	-
h	0.250	-	0.500	0.0098	-	0.0197
k	0°	-	8°	0°	-	8°
L	0.400	-	1.270	0.0157	-	0.0500
L1	-	1.040	-	-	0.0409	-
CCC	-	-	0.100	-	-	0.0039

<sup>1.</sup> Values in inches are converted from mm and rounded to four decimal digits.

32/40 DocID18204 Rev 9


M24M02-DR Package information

Figure 16. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package recommended footprint

1. Dimensions are expressed in millimeters.

## 9.2 WLCSP package information

Figure 17. WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scale package outline



- 1. Drawing is not to scale.
- 2. Primary datum Z and seating plane are defined by the spherical crowns of the bump.


Package information M24M02-DR

Table 16. WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scale package mechanical data

Cumbal		millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.500	0.540	0.580	0.0197	0.0213	0.0228	
A1	-	0.190	-	-	0.0075	-	
A2	-	0.350	-	-	0.0138	-	
b <sup>(2)</sup>	-	0.270	-	-	0.0106	-	
D	-	3.556	3.576	-	0.1400	0.1408	
E	-	2.011	2.031	-	0.0792	0.0800	
е	-	1.000	-	-	0.0394	-	
e1	-	1.200	-	-	0.0472	-	
e2	-	2.100	-	-	0.0827	-	
F	-	0.505	-	-	0.0199	-	
G	-	0.500	-	-	0.0197	-	
Н	-	0.728	-	-	0.0287	-	
J	-	0.200	-	-	0.0079	-	
aaa	-	-	0.110	-	-	0.0043	
bbb	-	-	0.110	-	-	0.0043	
ccc	-	-	0.110	-	-	0.0043	
ddd	-	-	0.060	-	-	0.0024	
eee	-	-	0.060	-	-	0.0024	

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 18. WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scale package recommended footprint




1. Dimensions are expressed in millimeters.

34/40 DocID18204 Rev 9

M24M02-DR Part numbering

## 10 Part numbering


Table 17. Ordering information scheme



/K = Manufacturing technology code

- All packages are ECOPACK2® (RoHS compliant and free of brominated, chlorinated and antimony-oxide flame retardants).
- 2. The process letters apply to WLCSP device only. These process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for further information.

Part numbering M24M02-DR



For all information concerning the M24M02 delivered in unsawn wafer, please contact your nearest ST Sales Office.

57

M24M02-DR Part numbering

### **Engineering samples**

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Revision history M24M02-DR

# 11 Revision history

Table 19. Document revision history

Date	Revision	Changes	
22-Dec-2010	1	Initial release.	
09-Feb-2011	2	Updated:  - Section 3.18: Read Identification Page  - Section 3.19: Read the lock status  - Figure 2: SO8 connections  - Table 6: Absolute maximum ratings  - Table 10: Input parameters  - Table 11: DC characteristics  - Table 12: AC characteristics at 400 kHz  - Table 13: 1 MHz AC characteristics  Deleted:  - Table 15 "Available M24M02-x products (package, voltage range, frequency, temperature grade)".	
09-Aug-2011	3	Updated Figure 5: Maximum Rbus value versus bus parasitic capacitance (Cbus) for an I2C bus at maximum frequency fC = 1 MHz and Table 11: DC characteristics.	
07-Feb-2012	4	Updated:  - Table 2: Device select code  - Table 3: Most significant address byte  - Table 4: Least significant address byte.  - Section 3.6: Write operations  - Section 3.8: Page Write	
25-Oct-2012	5	Updated document template and text (minor changes). Cycling updated to 4 million cycles and data retention updated to 200 years. Added WLCSP packages.	
04-Jun-2013	6	Document reformatted. Removed information related to thin WLCSP package. Updated:  - WLCSP package silhouette on cover page  - Section 1: Description  - Figure 25: WLCSP connections  - Note (1) under Table 14: Absolute maximum ratings. Added Figure 57: WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scale package recommended footprint	
23-May-2014	7	removed note on page 7, Updated <i>Table 5: Device select code</i> , updated section numbering for <i>Section 5.2.4</i> and <i>Section 5.2.6</i> , updated note 1 on <i>Table 30: Memory cell data retention</i> , updated <i>Figure 57: WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scal package recommended footprint.</i>	

M24M02-DR Revision history

Table 19. Document revision history (continued)

Date	Revision	Changes
27-Jul-2015	8	Updated:  - Figure 3 with note 1.  - Table 2  - Section 9.1: SO8N package information and Section 9.2: WLCSP package information
02-Mar-2017	9	Updated:  - Figure 18: WLCSP- 8-bump, 3.556 x 2.011 mm, wafer level chip scale package recommended footprint  Added:  - Unsawn wafer on cover page  - Table 18: Ordering information scheme (unsawn wafer)

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

47/

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: M24M02-DRMN6TP