

Lab 3

Pre-Lab

- a)
- New Project (RTL)
 - Add source, add constraint
 - Create constraint (copy file)
Select Proj 2 of official Basysmaster xdc
 - Finish

b)

- Add source, green "+" sign, create file, name "Verilog-Adder", finish
- Fill module like figure 1
-