



Name: Danyal Falsafi


Section: 002 X500: falsa003

Lab 5a: State-Machines


1. K - Maps and Equations







2. Schematic for State-Transition



3. Verilog Code for State-Machine

```
DFF.v:
module DFF(
  output Q,
  input D,
  input NRST,
  input CLK
  );
  reg Q;
  always @(posedge CLK, negedge NRST)
  begin
    if (~NRST)
      Q \le 1'b0;
    else
      Q \leq D;
  end
endmodule
Lab5_Schem.v:
module Lab5 Schem(
  output A,
  output B,
  output C,
  input RESET,
  input CLK
  );
  wire NextA, NextB, NextC;
    assign NextA = (\sim B) \mid (\sim C);
```




```
assign NextB = A;
assign NextC = B;

DFF FA0(A, NextA, ~RESET, CLK);
DFF FA1(B, NextB, ~RESET, CLK);
DFF FA2(C, NextC, ~RESET, CLK);
endmodule

Copy of Verilog Code
```

4. Schematic from Vivado



The only difference is that the RESET is inverted since in the D Flip Flop module the input NRST was inverted to become a regular RESET input. As a result the NRST is playing its part for the DFF module when the RESET is inverted proving that both the schematic on Vivado is the exact same as the schematic drawn in the prelab.

*Note the OR gate has both its inputs (NextC and NextB) inverted

Schematic for Asynchronous/Synchronous Reset obtained after Elaboration of Verilog Design.

If this matches the schematic on paper, you are awarded 10pts.


Explain why there is a mismatch? (This gets you full points)

5. Testbench

```
module Lab5 TB (
  // list your ports here if any
);
reg Reset, Clock;
wire NA,NB,NC;
Lab5 Schem inst (
  .RESET(Reset),
  .CLK(Clock),
  .A(NA),
  .B(NB),
  .C(NC)
  );
initial
begin
  Clock = 0;
  Reset = 1;
  #25
  Reset = 0;
  #25
  Clock = 1;
  #50
  Clock = 0;
  #50
  Clock = 1;
  #50
```

```
Clock = 0;
  #50
  Clock = 1;
  #50
  Clock = 0;
   end
endmodule
Copy of Testbench used for Simulation
```

6. Simulated Waveform





7. Constraint File

```
set_property PACKAGE_PIN V17 [get_ports {CLK}]
set_property IOSTANDARD LVCMOS33 [get_ports {CLK}]
set_property PACKAGE_PIN V16 [get_ports {RESET}]
set_property IOSTANDARD LVCMOS33 [get_ports {RESET}]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {CLK_IBUF}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {CLK_IBUF_BUFG}]

## LEDs
set_property PACKAGE_PIN U16 [get_ports {A}]
set_property IOSTANDARD LVCMOS33 [get_ports {A}]
set_property PACKAGE_PIN E19 [get_ports {B}]
set_property IOSTANDARD LVCMOS33 [get_ports {B}]
set_property PACKAGE_PIN U19 [get_ports {C}]
set_property IOSTANDARD LVCMOS33 [get_ports {C}]
set_property IOSTANDARD LVCMOS33 [get_ports {C}]
Copy of Constraint File used for Implementation
```


Lab 5b: Bi-Directional Shift Register

1. Verilog Code for State-Machine

```
`timescale 1ns / 1ps
module Lab5BFinal(
input [7:0] inputNumber,
input RightNotLeft,
input [2:0]N,
input reset,
input clk,
output [7:0] OutputNumber
reg [7:0]OutputNumber;
always @(posedge clk or posedge reset)
begin
  if (reset) begin
    OutputNumber <= 8'b0;
  end
  else begin
    if(RightNotLeft)
    OutputNumber <= (inputNumber>>N) | (inputNumber<<(8-N));
    OutputNumber <= (inputNumber << N) | (inputNumber >> (8-N));
  end
end
endmodule
```

Copy of Verilog Code with Asynchronous Reset Low

2. Schematic from Vivado



Schematic of Bi-directional Shift Register with Asynchronous Reset obtained after Elaboration of Verilog Design.

3. Testbench

```
`timescale 1ns / 1ps
module Lab5bfinal tb(
  );
reg clk = 0;
reg RightNotLeft;
reg[7:0] inputNumber;
reg reset=0;
reg [2:0] N;
wire [7:0]OutputNumber;
Lab5BFinal inst(
.inputNumber(inputNumber),
.clk(clk),
.reset(reset),
.RightNotLeft(RightNotLeft),
N(N)
.OutputNumber(OutputNumber)
 );
  always #10 begin
    clk \le -clk;
  end
  initial
  begin
     inputNumber = 8'b00000000; N = 3'd0; RightNotLeft = 0; reset = 1;
    inputNumber=8'b11001100; RightNotLeft=1; N=3'd2;reset=0;
    inputNumber = 8'b10101010; RightNotLeft = 0; N = 3'd1; reset = 0;
    #40
    inputNumber = 8'b11100000; RightNotLeft=1; N=3'd5; reset = 0;
    #40
    inputNumber = 8'b00000001; RightNotLeft = 0; N = 3'd7; reset = 0;
    #40
    inputNumber = 8'b010101011; RightNotLeft = 1; N = 3'd1; reset = 1;
    end
```




EE 2301 Lab # 5 Final Report

ECE Department

endmodule
Copy of Testbench used for Simulation

4. Simulated Waveform



Screenshot of Waveforms after Behavioral Simulation

5. Constraint File

```
## Switches
set property PACKAGE PIN V17 [get ports {inputNumber[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {inputNumber[0]}]
set property PACKAGE PIN V16 [get ports {inputNumber[1]}]
set property IOSTANDARD LVCMOS33 [get_ports {inputNumber[1]}]
set property PACKAGE PIN W16 [get ports {inputNumber[2]}]
set property IOSTANDARD LVCMOS33 [get_ports {inputNumber[2]}]
set property PACKAGE PIN W17 [get ports {inputNumber[3]}]
set property IOSTANDARD LVCMOS33 [get_ports {inputNumber[3]}]
set property PACKAGE PIN W15 [get ports {inputNumber[4]}]
set property IOSTANDARD LVCMOS33 [get_ports {inputNumber[4]}]
set property PACKAGE PIN V15 [get ports {inputNumber[5]}]
set property IOSTANDARD LVCMOS33 [get_ports {inputNumber[5]}]
set property PACKAGE PIN W14 [get ports {inputNumber[6]}]
set property IOSTANDARD LVCMOS33 [get_ports {inputNumber[6]}]
set property PACKAGE PIN W13 [get ports {inputNumber[7]}]
set property IOSTANDARD LVCMOS33 [get_ports {inputNumber[7]}]
set property PACKAGE PIN T2 [get ports {N[0]}]
set property IOSTANDARD LVCMOS33 [get ports {N[0]}]
set property PACKAGE PIN R3 [get ports {N[1]}]
set property IOSTANDARD LVCMOS33 [get ports {N[1]}]
set property PACKAGE PIN W2 [get ports {N[2]}]
set property IOSTANDARD LVCMOS33 [get ports {N[2]}]
set property PACKAGE PIN U1 [get ports {clk}]
  set property IOSTANDARD LVCMOS33 [get ports {clk}]
set property PACKAGE PIN T1 [get ports {RightNotLeft}]
set property IOSTANDARD LVCMOS33 [get ports {RightNotLeft}]
set property PACKAGE PIN R2 [get ports {reset}]
set property IOSTANDARD LVCMOS33 [get ports {reset}]
## LEDs
set property PACKAGE PIN U16 [get ports {OutputNumber[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {OutputNumber[0]}]
set property PACKAGE PIN E19 [get ports {OutputNumber[1]}]
set property IOSTANDARD LVCMOS33 [get_ports {OutputNumber[1]}]
set property PACKAGE PIN U19 [get ports {OutputNumber[2]}]
```

Copy of Constraint File used for Implementation

EE 2301 Lab # 5 Final Report

ECE Department

```
set_property IOSTANDARD LVCMOS33 [get_ports {OutputNumber[2]}]
set_property PACKAGE_PIN V19 [get_ports {OutputNumber[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OutputNumber[3]}]
set_property PACKAGE_PIN W18 [get_ports {OutputNumber[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OutputNumber[4]}]
set_property PACKAGE_PIN U15 [get_ports {OutputNumber[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OutputNumber[5]}]
set_property PACKAGE_PIN U14 [get_ports {OutputNumber[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OutputNumber[6]}]
set_property PACKAGE_PIN V14 [get_ports {OutputNumber[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OutputNumber[7]}]
#Clock Signal every 10ns

#create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_IBUF}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_IBUF_BUFG}]
```