
Homework 3

1. Truth table for a full subtractor is given below.

Xi	y _i	b_i	$b_{i+1}d_i$
0	0	0	0 0
0	0	1	1 1
0	1	0	1 1
0	1	1	1 0
1	0	0	0 1
1	0	1	0 0
1	1	0	0 0
1	1	1	1 1

- a) Can we use the EXOR gate circuit we use for full adder for the difference function (d_i)?
- b) Obtain a minimal sum of products (SOP) expression for next step borrower, b_i +1?
- c) Write the functions of the following circuit.
- d) Does the circuit provide the output values in the truth table? You can check if the function is equivalent to your function or you can obtain the truth table of the circuit with the truth table above.



f = X; ⊕ y; ⊕ b; Numbel (900) \bigcirc (good) 00001=001=1 DELEO = 100 = 1 (good) 3 00101=101=0 (900J) 10000=100=1 (900) 10001 = 101 = 0 (900J) 1010°000= (900J) 10101=001=1 (900d) the truth table

yes the Ruin Table for your we can use the X-OR gate for full adder for the difference function (di).

$$x_i$$
 y_i
 b_i
 b_i
 b_{i+1}
 y_i

$$f = X; \oplus Y; \longrightarrow d: = b; \oplus X; \oplus Y;$$

$$\mathcal{G} = \{ + b : C(X; \Theta Y;) + b : C(X; \Theta Y;) \}$$

$$h = \overline{X_i} + \underline{y_i}$$

$$b_{i+1} = \overline{h+g} = \overline{\chi_i} + \underline{\psi_i} + \overline{\chi_i} + \underline{\psi_i}$$

d	$\Big)$

	Decimal Number	Xi	y _i	bi	di	
_	0	0	0	0	\bigcirc	0 + 0 + = 0 + 0 = 0 (good)
	1	0	0	1		$0 \oplus 0 \oplus 1 = 0 \oplus 1 = 1$ (9001)
	2	0	1	0	1	0010=100=1 (900J)
	3	0	1	1	\bigcirc	00101=101=0 (900d)
	4	1	0	0	1	$1 \oplus 0 \oplus 0 = 1 \oplus 0 = 1$ (9001)
	5	1	0	1	\bigcirc	$1 \oplus 0 \oplus 1 = 1 \oplus 1 = 0 (900)$
	6	1	1	0	\bigcirc	$1\oplus 1\oplus 0=0\oplus 0=0 (900J)$
	7	1	1	1	1	10101=001=1 (good)
	•					


De Cimal Numbes	Xi	y _i	bi	bitl	bi+1= (X;+y;). (x,+bi)
0	0	0	0	0	(1+0)·(0\partial)=1.0=0
1	0	0	1	1	(1+0)·(0円0+1)=1·1=1
2	0	1	0	त्	(1+1)·(001+0)=1·1=1
3	0	1	1	1	(1+1)·(0⊕1+1) ≈ l·1= 1
4	1	0	0	0	(0+0) • (10+0) = 0-1=0
5	1	0	1	0	(0+0)·(100+1)=0
6	1	1	0	0	(0+1) · (111) · (1+0) = 0
7	1	1	1	7	(0+1) - (101+1)=1-1=1


Yes, for both bit and di had the exactly correct outputs of the equation provided by the circuit proven by the truth tables above for both outputs




2. The adder-subtractor circuit below has the following values for the mode input M (0: adder, 1: subtractor) and data inputs A and B. For each case, determine the values of four Sum outputs, the carry C, and overflow V.


	М	Α	В
(a)	0	0111	0110
(b)	0	1000	1001
(c)	1	1100	1000
(d)	1	0101	1010
(e)	1	0000	0001





















4. Two edge-triggered J-K flip-flops are shown in Figure 7–77. If the inputs are as shown, draw the Q output of each flip-flop relative to the clock, and explain the difference between the two. The flip-flops are initially RESET.



Diffesence between both signals of each Jk FF is that for FFO the value of the output Qo is changing accordingly with Jh truth table as long at the points where the clock signal is at sising edge. However, for the Jk FFI the measured Q₁ is measured at the falling edge of the cloch signal giving output Q₁ accordingly with Jh FF trut table.

The difference is also a time delay between the changes between both FF's outputs in this case.