

- * gated S-R Latch reduces sensitivity
 of outputs to changin inputs
 clock signal must be high for s-R latch to respond to input
 signals
 - · Latch should change only once for each appli-
 - · Main Secondary flip flops are a variation of the two phase clock approach for outputs from latches controlly by one phase of clock or another by the other phase of the clock.


- ·S_R latches improve our rejection of glitches on the inputs, but suffer from Jaw balks
 -SR is sensitive to glitches
- · D-typle latch is either transparent (output follows input) or latched (output is held at the last value input)
- · D-typle latin makes sure with an intertes that the inputs SLR they gauranteed to not be asserted ax the same time, eliminating any invalid inputs

(half clock)
gate high

· Flip-Flops [D-type]

2) a) Should SIR signals be allowed to change while clock (G) is high 7

Since this is a gated S-R Latch tends to be less sensitive with the effect changing inpuls has on the output. Since clock signal is high the change which the S-R latch responds to those input signals.



SETPINI GREEN

RESETPINIZ RED

CIOCK PINIS Yellow

ONTPUTS

BPINIP PUSPle

REPINIZ Orange

Read Lap 16 bin. bit Riler