

Name: Dan Kelly

Dordt University Engineering Department

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

$$\frac{26}{100} = F$$

$$\frac{33}{100} = D+$$

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

$$\frac{1}{56 \text{ kbaud}} = 17.86 \mu\text{s per cycle}$$

$$8388608 \text{ bits}$$

(10 points)

6

Start and stop bits  
neglected.

$$17.86 \mu\text{s} \times \frac{8388608}{9} = 166468.64 \mu\text{s}$$

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)


a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

b.) What percentage of error does this represent from the nominal receiver clock rate?

$$\frac{1}{10,000} = 100 \mu\text{s}$$

10,000

5



$$\text{Mark} = [9600 \text{ baud}]$$

$\approx 10000 \therefore \text{Slow}$

X

$$b.) \frac{100 \mu\text{s}}{9600} = 1.04\%$$

X

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu$ s. It always takes 15  $\mu$ s to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu$ s. Depending on what is scheduled for a tick, it might take as little as 1  $\mu$ s or as much as 300  $\mu$ s to service it.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu$ s to service this interrupt.

The longest instruction takes 10  $\mu$ s to execute. There are also critical regions in the main code that take between 15  $\mu$ s and 50  $\mu$ s to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

This table is a good start

Int A	4	15 $\mu$ s	(1000 $\mu$ s)		(30 points)
Int B		500 $\mu$ s	( $\mu$ s - 300 $\mu$ s, 600 $\mu$ s = 2000)	10 $\mu$ s + $t_{exec}$	
Int C		600 $\mu$ s		15 $\mu$ s - 50 $\mu$ s	

$$\frac{15}{1000} \rightarrow \frac{500}{300} +$$

$$T_c = 600 \mu\text{s}$$

$$\frac{15 \mu\text{s}}{1000 \mu\text{s}} = .015 + \frac{300}{3600} = .015 + .083 = .098$$

$$= .781600 < 1.0$$

They are reliable

$$T_A = 15 \mu\text{s} \quad T_B = 1 \mu\text{s} - 300 \mu\text{s} \quad T_C = 600 \mu\text{s}$$

$$T_{PA} = 1000 \mu\text{s} \quad T_{PB} = 500 \mu\text{s} \quad T_P = ?$$

Not enough analysis was done to identify the failure.

What analysis has been done is so sketchy that I cannot follow it.

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.


The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (...65533<sub>10</sub>, 65534<sub>10</sub>, 65535<sub>10</sub>, 00000<sub>10</sub>, 00001<sub>10</sub>, 00002<sub>10</sub>, ...)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) capture the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains 65413<sub>10</sub> and global variable `pulseEndTime` contains 00375<sub>10</sub>.

What should the global variable `pulseWidth` receive if the ISR is working correctly?  
This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

 = 200 ms > 100 ms

(15 points)

- b.) What is the uncertainty associated with the value of `pulseWidth`?

$190\text{ ms} - 150\text{ ms} = 40\text{ ms} \approx .04\text{ seconds}$

(5 points)

$\frac{.04}{.2} = 20\%$



A leading decimal is unprofessional.  
(Except in baseball!) This should be "0.2 s."

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the pin interrupt,  $t_{pi}$ , and the maximum allowable interrupt hold-off interval,  $t_i$  that should be specified for the pin ISR?

(5 + 5 = 10 points)

$\frac{1}{f} = t_{pi}$

$\frac{1}{.002} = 500\text{ ms}$



6  
10

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the  $t_i$  part.

Name: Patrick Munsey

Dordt University Engineering Department

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

$$\frac{66}{100} = B+$$

$$\frac{75}{100} = B+$$

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

$$\begin{array}{r} \underline{1,048,576 \text{ bytes}} \\ \underline{7168 \text{ bytes/s}} \end{array}$$

$$56 \text{ kbaud} = 7168 \text{ bytes/s} ?$$

4

Start and stop bits ignored

$$= 2.44 \text{ minutes } \times$$

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud. However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

b.) What percentage of error does this represent from the nominal receiver clock rate?

a) Clock "resets" after each word with a catch at the start bit. So by bit 2, the clock cannot jump ahead by  $(1/2000)$ s of a second.

So,  $\left(\frac{1}{20000}\right) \cdot \left(\frac{1}{2}\right) = \left(\frac{1}{190,000}\right)_s$   
Total jump } after 7 bits      (Jump per bit

$$\left(\frac{1}{140,000}\right) + \left(\frac{1}{10,000}\right) = 9,333.\overline{33} \text{ baud}$$

Slowest failure

rate must be  $> 9,333.\overline{33}$  baud  $\leq 10000$   
rate

25

b) % error =  $\left| \frac{10000 + 9,333.\overline{33}}{10,000} \right| \cdot 100$

∴ Slow

$$\% \text{ error} = 6.66\% \quad \times$$

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu$ s. It always takes 15  $\mu$ s to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu$ s. Depending on what is scheduled for a tick, it might take as little as 1  $\mu$ s or as much as 300  $\mu$ s to service.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu$ s to service this interrupt.

The longest instruction takes 10  $\mu$ s to execute. There are also critical regions in the main code that take between 15  $\mu$ s and 50  $\mu$ s to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

$$\text{Interrupt density: } \left( \frac{15}{1000} + \frac{300}{500} + \frac{600}{3.6 \times 10^9} \right) \text{ } \checkmark < 1 \text{ } \checkmark \quad (30 \text{ points})$$

Int. A:  $50 + N(1,1) \cdot T_1 = 65 < 1000 \text{ ms} \checkmark$

Int. B:  $50 + N(2,2) T_2 + N(2,1) \cdot T_1 = 380 < 500 \checkmark$

Int. C:  $50 + N(3,3) T_3 + N(3,2) T_2 + N(3,1) T_1 = 965 < 3.6 \times 10^9 \checkmark$

Will be reliable  $\times$

20

On the one hand this is sort of a simple blunder--only one number is wrong.  
 On the other hand, the analysis is rather sketchy. There is not able of specifications for each ISR and the Ti+ times are not carefully analyzed.  
Poor technique.

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (. . .65533<sub>10</sub>, 65534<sub>10</sub>, 65535<sub>10</sub>, 00000<sub>10</sub>, 00001<sub>10</sub>, 00002<sub>10</sub>, . . .)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) *capture* the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains 65413<sub>10</sub> and global variable `pulseEndTime` contains 00375<sub>10</sub>.

What should the global variable `pulseWidth` receive if the ISR is working correctly?  
This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

14

$$65535 - 65413 = 122 \quad 497 \cdot (0.1 \text{ ms}) = 49.7 \text{ ms}$$

$$122 + 375 = 497$$

(15 points)

You forgot to count the zero in . . .65535, 00000, 00001. . .

- b.) What is the uncertainty associated with the value of `pulseWidth`? (5 points)

2

$\pm 0.18 \text{ ms}$ , since each side could be off 0.09 ms on catching the edge.

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the pin interrupt,  $t_{pi}$ , and the maximum allowable interrupt hold-off interval,  $t_i$  that should be specified for the pin ISR? (5 + 5 = 10 points)

~~6~~  $t_{pi}$  must be at least 2.1 ms so the ISR doesn't start again before finishing up the last ISR

10  $t_i$  must be less than 8 ms in order to catch every pulse (occurring 10 ms)

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the  $t_i$  part.

## Dordt University Engineering Department

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

$$\frac{82}{100} = A-$$

$$\frac{92}{100} = A$$

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

$$8 \text{ bits} \rightarrow 1 \text{ byte}$$

$$1,048,576 \times 8 \rightarrow 8,388,608$$

8,388,608 bits of data

1048,576 stop bits

1,048,576 start bits

$$\begin{array}{l} +1 \text{ start at beginning} \\ +1 \text{ stop at end} \end{array} \rightarrow 10485762 \text{ bits to transfer} = 187.746 \text{ seconds}$$

56,000 bits per second

 $\approx 3 \text{ min } 7 \text{ sec}$ 

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

b.) What percentage of error does this represent from the nominal receiver clock rate?

a) Instantaneous change  $\uparrow \downarrow$  so it could sample immediately at start of the bit  
 typically  $\cdot \cdot \cdot . | |$  but instantaneous means it could sample  $| | |$   
 going to be  $> 10,000$  baud

During a discussion between Lucas and Prof. dDB Lucas explained his method. Prof. decided he knew more than he was initially given credit for.

15 I understand what it is asking. Need a correct answer from part A to

25 get part B

$$\approx 11,000 \text{ baud}$$

b)

10% error

$$\frac{1,000}{10,000} = .1$$

Part (b) would be correct if part (a) had been correct. Full credit here.

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu\text{s}$ . It always takes 15  $\mu\text{s}$  to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu\text{s}$ . Depending on what is scheduled for a tick, it might take as little as 1  $\mu\text{s}$  or as much as 300  $\mu\text{s}$  to service.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu\text{s}$  to service this interrupt.

The longest instruction takes 10  $\mu\text{s}$  to execute. There are also critical regions in the main code that take between 15  $\mu\text{s}$  and 50  $\mu\text{s}$  to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

(30 points)

Prepare for worst case scenario

Has critical regions

$$T_A = 15 \mu\text{s} \quad T_{AP} = 1000 \mu\text{s} \quad T_{A+} = 600 \mu\text{s}$$

$$T_B = 300 \mu\text{s} \quad T_{BP} = 500 \mu\text{s} \quad T_{B+} = 600 \mu\text{s}$$

$$T_C = 600 \mu\text{s}^{\text{max}} \quad T_{CP} = 3.6 \times 10^9 \mu\text{s} \quad T_{C+} = 50 \mu\text{s}^{\text{critical region}}$$

30  
Interrupt density:  $\frac{15}{1000} + \frac{300}{500} + \frac{600}{3.6 \times 10^9} = 0.615 < 1$  so it is good

$$N(i,x) = \text{ceil}\left\{ \frac{T_{Pi} - T_i}{T_{Ax}} \right\}$$

$$N(A,A) = 1$$

$$N(B,A) = 1$$

$$N(C,A) = 3.6 \times 10^6$$

$$N(B,B) = 1$$

$$N(C,B) = 7.199999 \times 10^6$$

$$N(C,C) = 1$$

$$N(B,A) = \frac{T_{PA} - T_B}{T_{PA}} = 2$$

$$N(C,A) = \frac{T_{PA} - T_C}{T_{PA}} = 3.6 \times 10^6$$

$$N(C,B) = \frac{T_{PA} - T_C}{T_B} = 7.199999 \times 10^6$$

For interrupt A:

$$T_{A+} + N(A,A)T_A < T_{PA} \rightarrow 600 \mu\text{s} + (1)15 \mu\text{s} < 1000 \mu\text{s} \quad 615 \mu\text{s} < 1000 \mu\text{s} \quad \checkmark$$

For interrupt B:

$$T_{B+} + N(B,B)T_B + N(B,A)T_A < T_{BP} \rightarrow 600 \mu\text{s} + (1)300 \mu\text{s} + (1)15 \mu\text{s} < 500 \mu\text{s} \rightarrow 915 \mu\text{s} < 500 \mu\text{s}$$

Unreliable because in the case of interrupt b the inequality is not met ~~X~~

I did this for worst case scenario. It may work fairly reliably if the longest amount of time for everything was not selected. I would be happy to answer any questions about my work.

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (... $65533_{10}$ ,  $65534_{10}$ ,  $65535_{10}$ ,  $00000_{10}$ ,  $00001_{10}$ ,  $00002_{10}$ , ...)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) *capture* the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains  $65413_{10}$  and global variable `pulseEndTime` contains  $00375_{10}$ .

What should the global variable `pulseWidth` receive if the ISR is working correctly?

This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

$$\text{If hit overflow} \rightarrow 65413 - 6535 = 122 + 376 \xrightarrow{\text{to account for overflow}}$$

(15 points)

$$498 \text{ increments tick is } .1 \text{ ms} \quad \therefore 1 \times 498$$

$$49.8 \text{ ms} \rightarrow 0.0498 \text{ seconds}$$

- b.) What is the uncertainty associated with the value of `pulseWidth`?

(5 points)

up to .1 ms either side

$$\pm 0.2 \text{ ms} \times$$

Not sure how often pulse happens  $\rightarrow$  potentially logic-0 in timer of 20 ms  
but technically pulse going

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the interrupt,  $t_{pi}$ , and the maximum ISR execution time,  $t_i$  that should be specified for the pin ISR?

(5 + 5 = 10 points)

10

$$\begin{array}{l} 2 \text{ ms} \quad \text{period} \\ 100 \text{ ms} \dots 20 \text{ ms} \\ \xrightarrow{200 : 5} \end{array} \quad 10 \text{ ms} + 20 \text{ ms} + 2 \text{ ms}$$

give it up to max

$$\begin{array}{l} \text{minimum period would be } 32 \text{ ms} \\ \text{Max ISR time } 2 \text{ ms} \end{array}$$

X There is a typo in part C that I did not recognize before the test. Everyone gets full credit (5 points) for the ti part.

## Dordt University Engineering Department

 ~~$\frac{64}{100} = B+$~~ 

EGR 304, Microprocessor Interfacing— Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

 ~~$\frac{72}{100} = B+$~~ 

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

$$\begin{aligned} 8 \text{ bits} &= 1 \text{ byte} \\ &+ 1 \text{ stop bit} \end{aligned}$$

 ~~$\times 10 \text{ bit cells per word}$~~ 

9 bits total for each word      1 start bit

$$\left( \frac{1,048,576 \text{ bytes}}{1 \text{ MB file}} \right) \left( \frac{9 \text{ bits}}{1 \text{ byte}} \right) = 9.437 \times 10^6$$

8

$$\frac{B}{\text{Second}}$$

$$\frac{56 \text{ kHz}}{17.85 \mu\text{s}}$$

$$\frac{9.437 \times 10^6}{17.85 \mu\text{s}} = 168.454 \text{ sec} \rightarrow$$

 $157 \text{ seconds}$ 
  
 2 min 37 sec

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

b.) What percentage of error does this represent from the nominal receiver clock rate?

A

I did not get this in time

5

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu\text{s}$ . It always takes 15  $\mu\text{s}$  to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu\text{s}$ . Depending on what is scheduled for a tick, it might take as little as 1  $\mu\text{s}$  or as much as 300  $\mu\text{s}$  to service it.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu\text{s}$  to service this interrupt.

The longest instruction takes 10  $\mu\text{s}$  to execute. There are also critical regions in the main code that take between 15  $\mu\text{s}$  and 50  $\mu\text{s}$  to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

(30 points)

$$\#1 \quad T_{p1} = 1000 \mu\text{s} \quad T_1 = 15 \mu\text{s}$$

$$T_{1+} = 600 \mu\text{s}$$

$$\#2 \quad T_{p2} = 500 \mu\text{s} \quad T_2 = 300 \mu\text{s} \quad \leftarrow \text{worst case scenario}$$

$$T_{2+} = 600 \mu\text{s}$$

$$\#3 \quad T_{p3} = 3600 \text{ sec} \quad T_3 = 600 \mu\text{s}$$

$$T_{3+} = 10 \mu\text{s}$$

30

longest instruction takes 10  $\mu\text{s}$  to execute

critical regions 15  $\mu\text{s}$  to 50  $\mu\text{s}$  to execute

Step 1 check density

$$\frac{15 \mu\text{s}}{1000 \mu\text{s}} + \frac{300 \mu\text{s}}{500 \mu\text{s}} + \frac{600 \mu\text{s}}{3.6 \times 10^9 \mu\text{s}} = \frac{615 \mu\text{s}}{1000 \mu\text{s}} \quad \text{OK}$$

Step 2 check max latency

$$T_{1+} + N(1,1)T_1 < T_{p1} \rightarrow 600 \mu\text{s} + 1(15) = 615 < 1000 \mu\text{s} \quad \text{OK}$$

$$T_{2+} + N(2,2)T_2 + N(2,1)T_1 < T_{p2} \rightarrow 600 \mu\text{s} +$$

$< 500 \mu\text{s}$  Not OK

This will not operate reliably. Because  $T_{2+}$  is greater than  $T_{p2}$ .

$600 \mu\text{s}$

$500 \mu\text{s}$

There is not enough time between interrupts to allow interrupt B to execute without being interrupted by another interrupt or it interferes with a critical region.

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.



The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (. . . 65533<sub>10</sub>, 65534<sub>10</sub>, 65535<sub>10</sub>, 00000<sub>10</sub>, 00001<sub>10</sub>, 00002<sub>10</sub>, . . .)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) capture the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called edgeHappened, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable pulseStartTime but if the pulse input is at logic-0 it stores the buffer register value into global variable pulseEndTime. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable pulseWidth. The global variable pulseWidth thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable pulseWidth is stored in floating-point format, whereas pulseStartTime and pulseEndTime are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating pulseWidth. The global variable pulseStartTime contains 65413<sub>10</sub> and global variable pulseEndTime contains 00375<sub>10</sub>.

What should the global variable pulseWidth receive if the ISR is working correctly?

This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

14

497 bit changes within 0.1 ms tick-clock interrupt source

checks

pulseWidth seconds

$$497 \text{ bits} \times 0.1 \text{ ms} = 0.0497 \text{ seconds}$$

49.7 ms  $\times$  49.8

(15 points)

Forgot to count the zero in . . . 65535, 00000, 00001 . . .

- b.) What is the uncertainty associated with the value of pulseWidth?

(5 points)

5

$\Delta t_p = 1/f_{ck}$

$0.0497 \text{ sec}$      $49.7 \text{ ms}$      $0.1 \text{ ms}$     period 497 bits

$49.7 \text{ ms}$      $10,000 \text{ Hz}$      $\downarrow$

$100 \times 10^{-6}$      $49.7 \text{ ms} \times 100 \times 10^{-6}$      $4.97 \times 10^{-3}$

$10,000 \text{ Hz}$

$0.0001\%$     uncertainty

or  $4.97 \mu\text{s}$   $\times$

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the interrupt,  $t_{pi}$ , and the maximum ISR execution time,  $t_i$ , that should be specified for the pin ISR?

(5 + 5 = 10 points)

X

497 pulses bit     $0.1 \text{ ms}$     497 count period     $t_p = N t_{ck}$      $t_p = \text{period measured}$      $N = \text{count}$

$t_{ck} = 1/f_{ck}$     counter clock period

$100 \text{ ms} \rightarrow \text{longest} + 20 \text{ ms} \rightarrow \text{longest} + 2 \text{ ms} \rightarrow \text{ISR}$      $12.2 \text{ ms}$

$\downarrow$      $\downarrow$

$\text{logic-1}$      $\text{logic-0}$

$10 + 20 + 2 = 32 \text{ ms}$

$t_{pi} = 49.7 \text{ ms} - 32 \text{ ms} = 17.7 \text{ ms interrupt period}$   $\times$

10

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the ti part.

Name: Shane Tinklenberg

Dordt University Engineering Department

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

$\frac{84}{100} = A-$

$\frac{93}{100} = A$

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

$$1 \text{ Byte} \Rightarrow 8 \text{ data bits} + 1 \text{ start bit} + 1 \text{ stop bit}$$


9  $1 \text{ Byte} = 10 \text{ baud}$  Period =  $\frac{1}{f} = \frac{1}{56,000}$

$$1,048,576 \cdot 10 \text{ baud} \cdot \frac{1}{56,000} \approx 197.8445 \text{ s} \times$$

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

- a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

- b.) What percentage of error does this represent from the nominal receiver clock rate?



$$f = \frac{1}{P}$$

$$f = \frac{1}{0.0009}$$

$$0.0001 \quad H \quad 1 \quad 3 \quad 4 \quad 5 \quad 6 \quad 7 \quad 8 \quad 9$$

$$5.23\% \cdot 10,000 = 9473.68 \times 10000$$

Slow

$$\frac{\frac{9}{16,000}}{\frac{9}{10,000} + \frac{1}{20,000}} = 5.23\%$$

$f = 9473.68 \text{ baud}$   
 $\% \text{ error} = 5.23\%$

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu\text{s}$ . It always takes 15  $\mu\text{s}$  to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu\text{s}$ . Depending on what is scheduled for a tick, it might take as little as 1  $\mu\text{s}$  or as much as 300  $\mu\text{s}$  to service.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu\text{s}$  to service this interrupt.

The longest instruction takes 10  $\mu\text{s}$  to execute. There are also critical regions in the main code that take between 15  $\mu\text{s}$  and 50  $\mu\text{s}$  to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

Interrupt Density:

(30 points)

30

$$\frac{15}{1000} + \frac{300}{500} + \frac{600}{3.6 \cdot 10^9} = 0.615 < 1$$

Interrupt Density is OK ✓

Interrupt Constraint Inequalities:  $N(i, x) = \text{ceil}(T_{Pi} / x)$

$$T_1 = 15 \mu\text{s} \quad T_2 = 300 \mu\text{s} \quad T_3 = 600$$

$$T_{P1} = 1000 \mu\text{s} \quad T_{P2} = 500 \quad T_{P3} = 3.6 \cdot 10^9$$

$$N(1, 1) = 1 \quad N(2, 1) = 1 \quad N(3, 1) = 3,600,000$$

$$N(2, 2) = 1 \quad N(3, 2) = 71,999,999$$

$$N(3, 3) = 1$$

For interrupt 1:

$$T_{1+} + N(1, 1)T_1 < T_{P1}$$

$$600 + (1)(15) < 1000 \mu\text{s}$$

$$600 + 15 \mu\text{s} < 1000 \mu\text{s}$$

$$615 < 1000 \mu\text{s} \quad \checkmark$$

For Interrupt 2:

$$T_2 + T_{1+} + N(2, 2)T_2 + N(2, 1)T_1 < T_{P2}$$

$$600 + (1)300 + (1)15 < 500$$

$$901 \not< 500 \quad \text{fail}$$

Continued on back!

#3 continued

Because Interrupt 2 does not pass  
the interrupt interval constraint inequalities  
it will not operate reliably, despite passing  
the interrupt density check.

9

it


- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (. . .65533<sub>10</sub>, 65534<sub>10</sub>, 65535<sub>10</sub>, 00000<sub>10</sub>, 00001<sub>10</sub>, 00002<sub>10</sub>, . . .)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) *capture* the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains 65413<sub>10</sub> and global variable `pulseEndTime` contains 00375<sub>10</sub>. What should the global variable `pulseWidth` receive if the ISR is working correctly? This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"



(15 points)

$$(65535 - 65413) + 375 = 497 \text{ ticks}$$

$$497 \text{ ticks} \cdot 0.1 \text{ ms} = 49.7 \text{ ms } \cancel{49.8 \text{ ms}}$$

You forgot to count the zero in . . .65535, 00000, 00001. . .

- b.) What is the uncertainty associated with the value of `pulseWidth`?

Uncertainty is up to  $\pm \frac{1}{f_{\text{clk}}}$

$$\text{Thus uncertainty} \Rightarrow \frac{1}{10,000} = 0.0001 \text{ s} = 0.01\%$$

$$P = \frac{1}{f} \Rightarrow f = \frac{1}{P} = \frac{1}{0.1 \cdot 10^{-3}}$$

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the pin interrupt,  $t_{pi}$ , and the maximum allowable interrupt hold-off interval,  $t_i$  that should be specified for the pin ISR? (5 + 5 = 10 points)

Because it is rising or falling edge

$$t_{pi} \neq 10 \text{ ms} \times$$

$$t_i = 20 \text{ ms}$$

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the ti part.

**Dordt University Engineering Department**

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

$$\frac{74}{100} = B^+$$

$$\frac{84}{100} = A^-$$

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

10

As a result of 8N1, it will take each byte 10 bit-cells of time to run. As this is going at 56000 baud with that being bits-per-second, so we are transmitting a bit cell every 1/56000 s. With this the every byte will take 1/5600 seconds to go through. Thus, following that math you would take approximately 187.2457142 seconds to transfer a 1 MB file.

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

- a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) **what is the maximum receiver rate in baud** that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

My best answer would be that it could run at 10500 baud as it is checking at every half bit after the first has passed through. Though that is quite literally a shot in the dark, a shot is better than not even trying. The baud has been a bit difficult for me to understand recently.

It is wrong, but at least there is some method to it. Some sketching of a timing diagram would help refine the idea.

- b.) **What percentage of error** does this represent from the nominal receiver clock rate?

I honestly have no answer for this as it is just blanking from my head, I would say that the error would be approximately 5 percent or so as it seems like you would subtract the difference between the 2 clock rates and then divide by the original and then multiply by 100 to find the error percentage.

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu$ s. It always takes 15  $\mu$ s to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu$ s. Depending on what is scheduled for a tick, it might take as little as 1  $\mu$ s or as much as 300  $\mu$ s to service.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu$ s to service this interrupt.

The longest instruction takes 10  $\mu$ s to execute. There are also critical regions in the main code that take between 15  $\mu$ s and 50  $\mu$ s to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

(30 points)

First things first, the interrupts seem to be able to operate smoothly as if you use the formula from the final slide from the notes on 2/24, you will find that the formula is equivalent to  $\frac{15}{1000} + \frac{300}{500} + \frac{600}{3600000000}$  which will be less than 1, therefore passing the first check. There is a weird situation that may occur once the third interrupt has initiated as it always takes the same amount of time but with a timeframe longer than that of interrupt B which should occur every 500 microseconds and has a higher priority. Also, if A has been called between that as well then B will be skipped over for the equivalent running of 2 of the interrupts and not be able to run effectively. Therefore, this seems to be unreliable though this is more for the fact of making this question complete now instead as I am running out of time.

It is unreliable—it fails.

30

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (. . .65533<sub>10</sub>, 65534<sub>10</sub>, 65535<sub>10</sub>, 00000<sub>10</sub>, 00001<sub>10</sub>, 00002<sub>10</sub>, . . .)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) *capture* the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains  $65413_{10}$  and global variable `pulseEndTime` contains  $00375_{10}$ .

What should the global variable `pulseWidth` receive if the ISR is working correctly?  
This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

(15 points)

The timeframe for the pulsedwidth should be approximately 49.8ms as it took that many bits to count between the tick-clock values of `pulseStartTime` and `pulseEndTime`.

15

- b.) What is the uncertainty associated with the value of `pulseWidth`? (5 points)

The time that the pulse width is active is between 10ms and 100ms but not more/less therefore the uncertainty we can have associated with the value of `pulseWidth` is  $\pm 45\text{ms}$  from 55ms if that's the proper way of saying that. ✗

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the interrupt,  $t_{pi}$ , and the maximum ISR execution time,  $t_i$  that should be specified for the pin ISR? (5 + 5 = 10 points)

I would hazard to say that the maximum period of time would be around 102 ms as it will take the maximum timeframe of 100ms pulse and including the runtime of 2 ms that would make sense. The minimum period of the interrupt should be approximately every 10 ms as it should be checking relatively frequently to see if the `pulseStartTime` has met the conditions necessary. ✗

5  
10

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the ti part.

Name: Matthew Van Eps

Dordt University Engineering Department

EGR 304, Microprocessor Interfacing — Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

1. An RS-232 link operates at 56 k baud. (56000 baud exactly). The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.)

$$\frac{1}{56,000} = 17.86 \mu s \text{ per clock cycle} = 142.8 \mu s \text{ per byte}$$

$$\frac{76}{100} = B+$$

$$\frac{83}{100} = A-$$

There are 9 bit-intervals/word.

8

Each clock cycle is 17.86  $\mu$ s. Each bit takes 17.86  $\mu$ s. 1 stop bit is between each 8-bit word. XON starts the sending and will have 8 bits. XOFF stops the sending and will contain 8 bits.  $\frac{1048576}{8} = 1048576$  stop bits  $(142.8 \mu s \times 1048576) + (1048576 \times 17.8 \mu s) + (16 \times 17.8 \mu s)$

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)


a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

b.) What percentage of error does this represent from the nominal receiver clock rate?

17  
20

Word = 8 bits

$$\frac{1}{10000} = 0.0001 \text{ sec/bit}$$



Need to make sure the clock edge reads the pulse.  
This receiver is going to fast

You would not want it going faster than

$$\frac{1}{x} \times 8 = 0.0007 \quad \checkmark$$
  
$$\frac{1}{x} = 0.0000875 \rightarrow x = 11428 \text{ baud} \quad A.$$

One word will take 0.0006 seconds so you don't want it to exceed 0.0001 seconds faster by the 8th bit which would be 0.0007 seconds.

$$100 - \left( \frac{10000}{11428} \times 100 \right) = 12.5\% \text{ error} \quad B.$$

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu s$ . It always takes 15  $\mu s$  to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu s$ . Depending on what is scheduled for a tick, it might take as little as 1  $\mu s$  or as much as 300  $\mu s$  to service it.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu s$  to service this interrupt.

The longest instruction takes 10  $\mu s$  to execute. There are also critical regions in the main code that take between 15  $\mu s$  and 50  $\mu s$  to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

(30 points)

$$\begin{array}{lll} T_1 = 15 \mu s & T_{p1} = 1000 \mu s & T_{1+} = 600 \mu s \\ T_2 = 300 \mu s & T_{p2} = 500 \mu s & T_{2+} = 600 \mu s \\ T_3 = 600 \mu s & T_{p3} = 1,000,000 \mu s & T_{3+} = 50 \mu s \end{array}$$

$$N(1,2) = \frac{(T_{p1} - T_1)}{T_{p2}} \quad N(1,1) = 1 \quad N(2,1) = 1 \quad N(3,1) = 1000 \\ N(1,3) = 1 \quad N(2,2) = 1 \quad N(3,2) = 2000 \quad N(2,3) = 1$$

30

$$\text{interrupt density} = \frac{15}{1000} + \frac{300}{500} + \frac{600}{1,000,000} = 0.651 < 1 \quad \checkmark$$

①

$$T_{1+} + N(1,1)T_1 < T_{p1} \\ 600 + 1(15) < 1000 \\ 615 < 1000 \quad \checkmark$$

②

$$600 + N(300) + 1(15) < 500$$

915 < 500 WRONG

It will fail here because under the worst circumstances, there will not be enough time to run everything. Latency is too long. 3rd scenario doesn't need to be tested.

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (. . .65533<sub>10</sub>, 65534<sub>10</sub>, 65535<sub>10</sub>, 00000<sub>10</sub>, 00001<sub>10</sub>, 00002<sub>10</sub>, . . .)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) *capture* the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains 65413<sub>10</sub> and global variable `pulseEndTime` contains 00375<sub>10</sub>.

What should the global variable `pulseWidth` receive if the ISR is working correctly?

This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

You forgot to count the zero in  
. . .65535, 00000, 00001. . .

(15 points)

if start is at 65413<sub>10</sub> and stop is at 00375  
and each tick clock is 0.1ms, then from (375 + (65535 - 65413)) \* 0.1ms

$$= 49.7 \text{ ms} = \text{pulse width of most recent pulse } 49.8 \text{ ms}$$

- b.) What is the uncertainty associated with the value of `pulseWidth`?

(5 points)

at least 20 ms up to 100 ms

anywhere from 20 to 100 ms plausible

$$49.7 \text{ ms} - 20 = 29.7 \text{ ms} \quad \pm 29.7 \text{ ms} \times$$

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the pin interrupt,  $t_{pi}$ , and the maximum allowable interrupt hold-off interval,  $t_i$  that should be specified for the pin ISR? (5 + 5 = 10 points)

if FSA is at most 2 ms, then the max allowable hold off  
period  $T_i = 2$

6

10

$T_{pi}$  should be 10 ms because that is the shortest time it could be requested

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the ti part.

## Dordt University Engineering Department

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

$\frac{41}{100} = C$

$\frac{51}{100} = B-$

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

$\times$  8 bits per word  
 $56000 = 7168 \text{ bytes/second (online)}$   
 $1,048,576 / 7168 = \underline{\underline{2.43 \text{ minutes}}}$

**6**

You ignored the time taken by start and stop bits.

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

- a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

- b.) What percentage of error does this represent from the nominal receiver clock rate?

a) Should be  $\sim 10,000$   
 $\frac{5\%}{10,000} = \underline{\underline{> 9,500 < 10000}}$   $\therefore \text{Slow}$

**5**  
**10**

b)  $\approx \left( \frac{10,000 - a}{10,000} \right) = \underline{\underline{5\%}}$

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu$ s. It always takes 15  $\mu$ s to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu$ s. Depending on what is scheduled for a tick, it might take as little as 1  $\mu$ s or as much as 300  $\mu$ s to service it.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu$ s to service this interrupt.

The longest instruction takes 10  $\mu$ s to execute. There are also critical regions in the main code that take between 15  $\mu$ s and 50  $\mu$ s to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

(30 points)

$$A : T_{PI} = 1,000 \mu s$$

$$T_1 = 15 \mu s$$

$$\text{Upper } t = 10 \mu s$$

$$\text{crit. } t = 15 \mu s - 50 \mu s$$

$$B : T_{PI} = 500 \mu s$$

$$T_2 = 1 - 300 \mu s$$

$$C : T_{PI} = \text{once an hour once every } 3.6 \cdot 10^9$$

$$T_3 = 600 \mu s$$

$$\text{Interrupt density} = \frac{1}{1,000} + \frac{300}{500} + \frac{600}{3.6 \cdot 10^9} = .615 < 1.0 \quad \checkmark$$

$$N(i, x) = (T_{PI} \cdot T_i) T_{PI} x$$

$$A(1,1) = 1$$

$$B(2,2) = 1$$

$$B(2,1) = 1$$

$$C(3,1) = 36000000$$

$$C(3,2) = 72000000$$

$$C(3,3) = 1$$

For A:

$$\cancel{x} \quad 1(15) \leq 1,000$$

$$615 \leq 1,000 \quad \checkmark$$

For B:

$$\cancel{x} \quad 1(300) + 1(15) \leq 5,000$$

$$321 \leq 5,000 \quad \checkmark \quad B \text{ is correct}$$

For C:

$$10 + 3(6000000) + 22 \cdot (20) \leq 3.6 \cdot 10^9$$

$$2214000010 \leq 3.6 \cdot 10^9 \quad \checkmark$$

23

Operation is reliable if  $T_2 < 300$  and the longest instruction is 10  $\mu$ s.

The effects of lower-priority interrupts,  $t_{i+}$  intervals, has been incorrectly handled.

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. ( $\dots 65533_{10}, 65534_{10}, 65535_{10}, 00000_{10}, 00001_{10}, 00002_{10}, \dots$ )

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) *capture* the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains  $65413_{10}$  and global variable `pulseEndTime` contains  $00375_{10}$ .

What should the global variable `pulseWidth` receive if the ISR is working correctly?

This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

*1.00 when got here*

(15 points)

a)  $T = 1/f = 00375/65413 = \underline{.005} \quad \times$

- b.) What is the uncertainty associated with the value of `pulseWidth`? (5 points)

b) *This would depend what would happen*  $\times$   
*w/ the tick clock.*

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the interrupt,  $t_{pi}$ , and the maximum ISR execution time,  $t_i$  that should be specified for the pin ISR? (5 + 5 = 10 points)

*5*

*c)*

*10*

**There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the ti part.**

	DORDT UNIVERSITY ENGINEERING DEPARTMENT	
COURSE: <u>EGR 304</u>	SUBJECT: _____	NAME <u>Kyle Wenz</u>
		PAGE <u>1</u> OF <u>1</u> DATE: _____

1. 8 bits per word

$$56000 = 7168 \text{ bytes/second} \text{ (online)}$$
$$131,048,576 / 7168 = \underline{\underline{2.43 \text{ minutes}}}$$

2. a) Should be  $\leq 10,000$

$$\frac{5}{10,000} = \underline{\underline{0.5\%}}$$

b)  $= \left( \frac{10,000 - a}{10,000} \right) \approx \underline{\underline{5\%}}$

	DORDT UNIVERSITY ENGINEERING DEPARTMENT	NAME _____
URSE: _____	SUBJECT: _____	PAGE _____ OF _____ DATE: _____

3. A:  $T_{R1} = 1,000 \mu s$   
 $T_1 = 15 \mu s$

B.  $T_{P2} = 500 \mu s$   
 $T_{P2} = 1 - 300 \mu s$

C.  $T_{P3} = \text{once an hour once every } 3.6 \cdot 10^9$   
 $T_3 = 600 \mu s$

Interrupt density =  $\frac{15}{1,000} + \frac{300}{600} + \frac{600}{3.6 \cdot 10^9} = .615 \approx 1.000$

$N(i, x) = (T_{Pi} \cdot T_i) T_{Px}$

$A(1,1) = 1$	$B(2,2) = 1$	$C(3,1) = 36000000$
$B(2,1) = 1$	$C(3,2) = 72000000$	$C(3,3) = 1$

For A:  
 $10 + (1)(15) \leq 1,000$   
 $615 \leq 1,000 \checkmark$

For B:  
 $10 + 1(300) + 1(15) \leq 500$   
 $325 \leq 500 \checkmark$  B is reliable

For C:  
 $10 + 36000000 + 72000000 \leq 3.6 \cdot 10^9$   
 $2214000000 \leq 3.6 \cdot 10^9 \checkmark$

Operation is reliable if  $T_2 < 300$  and the longest instruction is  $10 \mu s$ .



DORDT UNIVERSITY  
ENGINEERING DEPARTMENT

SE: \_\_\_\_\_ NAME: \_\_\_\_\_

SUBJECT: \_\_\_\_\_ PAGE: \_\_\_\_\_ OF \_\_\_\_\_ DATE: \_\_\_\_\_

4) 1.00 when got here

a)  $T = 1/f = 0.0375 / 62413 = \underline{.005}$

b) This would depend what would happen  
w/ the clock.

c)

Name: Stefan Walicord

$\frac{80}{100} = A-$

## Dordt University Engineering Department

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.  $\frac{89}{100} = A$

Include  
start/  
stop  
bits

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

10

$$1048576 \text{ bytes} \cdot \frac{8 \text{ bits}}{\text{bytes}} \cdot \frac{1 \text{ byte}}{1 \text{ bit}} \cdot \frac{1 \text{ s}}{56000 \text{ baud}} \cdot \frac{10}{8}$$
$$= \boxed{187.25 \text{ s} = 3.12 \text{ min}}$$

≈ 3.12

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

- a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.
- b.) What percentage of error does this represent from the nominal receiver clock rate?

15 a) We can allow a max error of  $\pm 1/2$  bit interval

with 10 bits (8 data + start & stop),  $\frac{0.5}{10} = 5\%$

20 Max receiver rate then is  $\boxed{10500 \text{ baud}}$  ✗

At least there is some method here. A timing diagram would help you refine this idea and correct it.

15 b) This is 100% failure where every bit is sampled incorrectly ✗

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu$ s. It always takes 15  $\mu$ s to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu$ s. Depending on what is scheduled for a tick, it might take as little as 1  $\mu$ s or as much as 300  $\mu$ s to service it.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu$ s to service this interrupt.

The longest instruction takes 10  $\mu$ s to execute. There are also critical regions in the main code that take between 15  $\mu$ s and 50  $\mu$ s to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

(30 points)

(1ns)

high priority	A	$T_{PA} = 1000$	$T_A = 15$	$T_{A+} = 600$
	B	$T_{PB} = 500$	$T_B = 300$	$T_{B+} = 600$
	C	$T_{PC} = 3.6 \times 10^9$	$T_C = 600$	$T_{C+} = 10$

Desity:

$$\frac{15}{1000} + \frac{3}{5} + \frac{600}{3.6 \times 10^9} =$$

$$1.5 \times 10^{-2} + 6 \times 10^{-1} + 1.6 \times 10^{-7} = 0.615$$

Density is ok!

$$T_i + \sum_{x \neq i} N(i, x) T_i < T_{pi}$$

$$\left[ \frac{T_{PA} - T_A}{T_{PA}} \right] = 1$$

$$N(i, x) = \sqrt{\frac{T_{Pi} - T_i}{T_{Ax}}}$$

$$[50] + 600 + N(1, 1) \cdot 15 < 1000$$

$$[50] + 600 + N(2, 2) \cdot 300 + N(2, 1) \cdot 15 < 500$$

Fail.  $T_{B+}$  is too high for  $T_{PB}$ . Either make  $T_C$  take less time to service, put it up in priority, or

make  $T_{PB}$  higher (more rare).

If C is called in the period between B needing service, it won't get done in time.

30

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (...65533<sub>10</sub>, 65534<sub>10</sub>, 65535<sub>10</sub>, 00000<sub>10</sub>, 00001<sub>10</sub>, 00002<sub>10</sub>, ...)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) *capture* the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains 65413<sub>10</sub> and global variable `pulseEndTime` contains 00375<sub>10</sub>.

You forgot to count the zero in  
What should the global variable `pulseWidth` receive if the ISR is working correctly?  
This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?" ...65535, 00000, 00001...

(15 points)

14  

$$\begin{array}{r} 65413_{10} = \text{start} \\ 00375_{10} = \text{end} \\ \hline \end{array}$$

$$\begin{array}{r} 00375 \\ + 65535 \\ \hline 65910 \\ - 65413 \\ \hline 497 \end{array}$$
Assume 1 rollover

$$497 \text{ ticks} \cdot 0.1 \text{ ms} = 49.7 \text{ ms}$$

49.8 ms

(5 points)

- b.) What is the uncertainty associated with the value of `pulseWidth`?

5

$$\frac{0.1 \text{ ms}}{10 \text{ ms}} = 1\% \text{ max uncertainty}$$

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the pin interrupt,  $t_{pi}$ , and the maximum allowable interrupt hold-off interval,  $t_i$  that should be specified for the pin ISR? (5 + 5 = 10 points)

Counter timer ISR:  $T_1 = 100 \text{ ms}$   $T_{1p} = 120 \text{ ms}$   $T_{1r} = t_i$

Pin ISR:  $T_2 = 2 \text{ ms}$   $T_{2p} = t_{pi}$   $T_{2r} = t_i$

6  $t_i + 1.100 < 120$   $t_i < 20 \text{ ms}$

10  $t_i + 1.2 \text{ ms} + \frac{t_{pi}-2}{120} \cdot 100 < t_{pi}$   $20 + 2 + \frac{t_{pi}-2}{120} \cdot 100 < t_{pi}$

$t_{pi} > 122 \text{ ms}$

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the  $t_i$  part.

Name: Ty White

## Dordt University Engineering Department

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDBB.

~~$\frac{82}{100} = A-$~~

~~$\frac{92}{100} = A$~~

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) • (10 points)

$$10 \text{ bits/Byte} = 10 \cdot \frac{1}{56k} = 0.000178571 \text{ s/Byte}$$


10

$$1048576 \text{ byte} \cdot \frac{0.000178571}{\text{Byte}} = 187.255$$

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

b.) What percentage of error does this represent from the nominal receiver clock rate?



$$\frac{1}{10000} = 1 \text{ bit length (7.5)} = 0.00075 \text{ s}$$

faster per bit

The timing diagram is a good start.

The analysis following it is wrong.

7.5 bits lengths = minimum

$$0.0001 - 0.000075 = 0.000025 \text{ bits/s}$$

$$= 40000 \text{ Baud maximum}$$

15

~~40000 Baud~~

$$\text{normal} = \frac{1}{10000} \text{ bits/s}$$

$$\text{fastest} = \frac{1}{40000} \text{ bits/s}$$

$$\rightarrow \frac{\frac{1}{40000}}{\frac{1}{10000}}$$

$$= 25\% \text{ error max}$$

25

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu$ s. It always takes 15  $\mu$ s to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu$ s. Depending on what is scheduled for a tick, it might take as little as 1  $\mu$ s or as much as 300  $\mu$ s to service.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu$ s to service this interrupt.

The longest instruction takes 10  $\mu$ s to execute. There are also critical regions in the main code that take between 15  $\mu$ s and 50  $\mu$ s to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

(30 points)

A)  
B)  
C)

30

$$T_{P1} = 1000 \mu s$$

$$T_1 = 15 \mu s$$

$$T_{1+} = 600 \mu s$$

$$T_{P2} = 500 \mu s$$

$$T_2 = 300 \mu s$$

$$T_{2+} = 600 \mu s$$

$$T_{P3} = 3.6 \times 10^9 \mu s$$

$$T_3 = 600 \mu s$$


$$T_{3+} = 50 \mu s$$

$$1) T_{1+} + N(1,1)T_1 < T_{P1} \rightarrow 600\mu s + 1(15\mu s) < 1000\mu s \quad \text{OKAY}$$


$$2) T_{2+} + N(2,1)T_1 + N(2,2)T_2 < T_{P2} \rightarrow 600\mu s + \left(\frac{500\mu s - 300}{1000}\right)(15\mu s) + 1(300\mu s) < 500\mu s \quad \text{NO!}$$

If interrupt C is called, interrupt B will be called twice, so one calling of B will be missed.

Error ↗



- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.



The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (. . . 65533<sub>10</sub>, 65534<sub>10</sub>, 65535<sub>10</sub>, 00000<sub>10</sub>, 00001<sub>10</sub>, 00002<sub>10</sub>, . . .)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) *capture* the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains 65413<sub>10</sub> and global variable `pulseEndTime` contains 00375<sub>10</sub>.

15

What should the global variable `pulseWidth` receive if the ISR is working correctly?  
This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"


$$0.1 \text{ ms} \left( (65535 - 65413) + 375 \right) = 49.8 \text{ ms} = 0.0498 \text{ seconds}$$

Begin counting  
reset to 0  
65413 — 65535/0 - 375  
122 375 count

(15 points)

- b.) What is the uncertainty associated with the value of `pulseWidth`?

(5 points)



small vertical = tick clock

Big Signal = Pulse

$$\text{error max} = 2(0.1 \text{ ms}) = \pm 0.2 \text{ ms}$$

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the interrupt,  $t_{pi}$ , and the maximum ISR execution time,  $t_i$  that should be specified for the pin ISR?

(5 + 5 = 10 points)

$$T_{P1} = 30 \text{ ms} \quad (10+20)$$

$$T_1 = 2 \text{ ms}$$

$$T_{1+} =$$

$$T_{P2} =$$

$$T_2 =$$

$$T_{2+} =$$

10

$$T_p = 10 \text{ ms} + 20 \text{ ms} = 30 \text{ ms} \quad \text{minimum}$$

$$t_i = 2 \text{ ms max}$$

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the  $t_i$  part.

Name: Charley Young

Dordt University Engineering Department

EGR 304, Microprocessor Interfacing—Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

$$\frac{61}{100} = B+$$

$$\frac{71}{100} = B+$$

1. An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.)

because baud rate is pulses per second

stop bit (10 points)

assuming one pulse = one bit

also 1 byte = 8 bits

every byte needs 1 stop bit

$$\frac{1048576 \cdot 8 + 1}{56000} = 162.52 \text{ seconds}$$

8

Every byte needs 1 stop bit—and also 1 start bit. 10 bit-intervals/word.

2. For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver

b.) What percentage of error does this represent from the nominal receiver clock rate?

Did not have time

Q  
5

As per our Zoom meeting, you spent time evaluating this problem which gave you less time to work the other problems, which are done generally well, thus some sympathy points here.

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu$ s. It always takes 15  $\mu$ s to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu$ s. Depending on what is scheduled for a tick, it might take as little as 1  $\mu$ s or as much as 300  $\mu$ s to service it.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu$ s to service this interrupt.

The longest instruction takes 10  $\mu$ s to execute. There are also critical regions in the main code that take between 15  $\mu$ s and 50  $\mu$ s to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

30

$$T_{PA} = 1000 \mu\text{s} \quad TA = 15 \mu\text{s}$$

$$T_{PB} = 500 \mu\text{s} \quad TB = 1-300 \mu\text{s}$$

$$T_{PL} = 3.6 \cdot 10^9 \quad TC = 600 \mu\text{s}$$

InterPriority Ratio (30 points)

$$\text{Int. Dens. Ratio} = \frac{15}{1000} + \frac{300}{500} + \frac{600}{3.6 \cdot 10^9} = 0.615$$

$$0.615 < 1 \quad \text{OK!}$$

(All Pms)

$$N(A, A) = 1$$

$$N(B, A) = \frac{500-300}{1000} = 1$$

$$N(C, A) = \frac{3.6 \cdot 10^9 - 600}{1000} = 3,600,000$$

all fractions are rounded up to nearest integer  
 $\therefore N(B, A) = \frac{T_{PB} - TB}{T_{PA}}$

$$\frac{500-1}{1000} = 1$$

$$N(B, B) = \frac{3.6 \cdot 10^9 - 600}{300} = 11,999,998$$

$$N(B, B) = \frac{500-300}{300} = 1 \quad \text{or}$$

$$\frac{3.6 \cdot 10^9 - 600}{1} = 3,5,99,999,900$$

$$N(C, C) = 1$$

For interrupt A

$$T_{A+} + N(B, B)T_B < T_{PA}$$

$$T_{A+} = 600 \mu\text{s} \quad T_B = 600 \mu\text{s}$$

$$600 + (1)(600 \mu\text{s}) < 1000$$

$$900 \mu\text{s} < 1000 \mu\text{s} \quad \text{Int. A is OK!}$$

For Interrupt B

$$T_{B+} + T_B + N(C, C)TC < T_{PB}$$

$$600 + 300 + (1)600 < 500$$

$$900 \not< 500$$

even if  $T_B = 1$  then  $600 + 500$

This is unreliable

The latency is too long

Causing this interrupt to possibly not get serviced

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (... 65533<sub>16</sub>, 65534<sub>16</sub>, 65535<sub>16</sub>, 00000<sub>16</sub>, 00001<sub>16</sub>, 00002<sub>16</sub>, ...)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) capture the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called edgeHappened(), reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable pulseStartTime but if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable pulseWidth. The global variable pulseWidth thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable pulseWidth is stored in floating-point format, whereas pulseStartTime and pulseEndTime are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating pulseWidth. The global variable pulseStartTime contains 65413<sub>16</sub> and global variable pulseEndTime contains 00375<sub>16</sub>.

$$\begin{array}{r} 375 - 65413 \\ \hline = 496 \end{array}$$

What should the global variable pulseWidth receive if the ISR is working correctly?  
This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

$$\begin{array}{r} 65535 \quad 00375 \quad \text{became it should} \\ -65413 \quad +00000 \quad \text{count } 00000 \\ \hline 122 \quad + 375 = 498 \text{ ms length of pulse in ms} \\ = 0.498 \text{ seconds} \end{array}$$

(15 points)

Power of 10 error

- b.) What is the uncertainty associated with the value of pulseWidth?

(5 points)

$$5 \frac{1}{\text{Actual}} = \frac{1}{1000} = \boxed{\pm 0.001 \text{ seconds}}$$

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the interrupt,  $T_{int}$ , and the maximum ISR execution time,  $t_i$ , that should be specified for the pin ISR?

(5 + 5 = 10 points)

$\beta$   
10

it should be greater  
than the sum of  
 $T_{int} + t_i$

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the  $t_i$  part.

Name: Ryan Zeverdagen

## Dordt University Engineering Department

EGR 304, Microprocessor Interfacing — Test 2, April 8, 2020.

Open book, open notes, open computer, no smartphone, no social media except Zoom to Prof dDB.

~~$\frac{95}{100} = A$~~

$\frac{98}{100} = A$

- An RS-232 link operates at 56 k-baud. (56000 baud exactly) The link is specified to operate with an 8N1 format. (8 data bits/word, No parity, 1 stop bit). The link uses the XON/XOFF software protocol and has a three-conductor cable. How long will it take to transfer a 1 MB file (1,048,576 bytes exactly) over this connection? (Hint: do not confuse bits and bytes.) (10 points)

$$\frac{1,048,576 \text{ bytes}}{1} \times \frac{8 \text{ bits}}{1 \text{ byte}} \times \frac{\text{sec}}{56,000 \text{ bits}} = 149.80 \text{ sec for data}$$

10

$$\frac{1 \text{ start}}{\text{word}} \times \frac{1,048,576 \text{ words}}{56,000 \text{ bits}} = 18.72 \text{ sec} \quad 149.8 + 18.72 + 18.72 = 187.25 \text{ s}$$

$$\frac{1 \text{ stop}}{\text{word}} \times \frac{1,048,576 \text{ words}}{56,000 \text{ bits}} = 18.72 \text{ sec} \quad = 3 \text{ min } 7 \text{ sec}$$

- For a certain RS-232 connection operating at the non-standard rate of 10000 baud the receiver clock happens to be running a little too fast. (The transmitter runs at exactly 10000 baud. The receiver clock runs a little faster than 10000 baud). However, it still works reliably. Tolerance of inaccurate clock speeds is one of the advantages of RS-232. The signaling format used is 8N1. Assume that the receiver uses the rising edge of the start bit as the timing reference and then waits 1.5 bit intervals before sampling a data bit. Thus it waits for the start bit to pass and for half of a bit-interval to pass, then samples a bit. After that it waits one bit interval to sample each successive bit. Thus, a receiver running at exactly the transmitter's speed would sample each bit in the exact middle of each bit interval. However in this case, the intervals are timed by the slightly fast receiver clock so the sample times each get a little earlier in each successive bit interval as time passes. If the receiver is not running too fast, this will not matter since the bit is present for the entire bit interval and does not need to be sampled exactly in the middle of the interval. (30 points)

a.) Assuming instantaneous transitions of the signal at the receiver (assume an infinite slope when signals change state) what is the maximum receiver rate in baud that could work without error. That is, what is the maximum receiver clock rate that will not cause the sampling of the last bit of each word to be made before the last bit arrives at the receiver.

b.) What percentage of error does this represent from the nominal receiver clock rate?

a.) If start and stop bits are omitted, and only the data is referenced:

The clock would need to move just over half the bit length over the course of 8 bits. This is 0.5/8 % of the bit, or 6.25%



$$6.25\% \cdot 10,000 = 625$$

$$\text{baud } R_x = \boxed{10,625 \text{ baud (just greater than)}}$$

b.)  $\frac{10,000}{10,625} = 94.1\% \text{ reliable} \rightarrow \boxed{5.9\% \text{ error}}$

\* Wrong reference. You want  $(10625/10000) - 1 = 6.25\%$

\* For inclusion of start and stops, replace 8 with 10 in these calculations

3. A microcontroller system employs three interrupt sources labeled A, B, and C. The interrupt service routines run with interrupts disabled. Interrupt A is the highest priority, C the lowest.

Interrupt A interrupts at various random times, but after it has interrupted it is assured that it will not interrupt again for at least 1000  $\mu\text{s}$ . It always takes 15  $\mu\text{s}$  to service it.

Interrupt B is a tick-clock interrupt. It is periodic with a period of 500  $\mu\text{s}$ . Depending on what is scheduled for a tick, it might take as little as 1  $\mu\text{s}$  or as much as 300  $\mu\text{s}$  to service.

Interrupt C is a rare interrupt, happening no more often than once an hour. It always takes exactly 600  $\mu\text{s}$  to service this interrupt.

The longest instruction takes 10  $\mu\text{s}$  to execute. There are also critical regions in the main code that take between 15  $\mu\text{s}$  and 50  $\mu\text{s}$  to execute.

Will these interrupts operate reliably? If operation is reliable, prove it. If it is unreliable, explain why or give an example of unreliable operation.

$$T_A = 15 \mu\text{s}, \quad TP_A = 1000 \mu\text{s}$$

$$N(A,A) = 1 \quad N(B,A) = 1 \quad (30 \text{ points})$$

$$T_B = 300 \mu\text{s}, \quad TP_B = 500 \mu\text{s}$$

$$N(B,B) = 1 \quad N(C,B) = 7,200,000$$

$$T_C = 600 \mu\text{s}, \quad TP_C = 3.6 \times 10^9 \mu\text{s}$$

$$N(C,C) = 1$$

$$\frac{15}{1000} + \frac{300}{500} + \frac{600}{3.6 \times 10^9} = 0.6150 < 1 = \text{ok}$$

For interrupt A

$$600 \mu\text{s} + N(A,A) \cdot T_A = 615 \mu\text{s} < 1000 \mu\text{s} \rightarrow \text{OK!}$$

For interrupt B

$$600 \mu\text{s} + N(B,B) T_2 + N(B,A) T_1 = 915 \mu\text{s} > 500 \mu\text{s} \rightarrow \text{Not ok!}$$

This means that interrupt B could be called again while it is still running! This causes a loop, in which the main program will never be run again. ← This description is not exactly correct the the gist of it is OK-- the program will fail, and specifically the function of ISR B will fail.

- 4 A pulse-width needs to be measured. The pulse always will be between 10 and 100 ms long and this is guaranteed. If a measurement of the pulse width shows less than 10 ms or more than 100 ms you can be assured that the measurement was done incorrectly. When the signal transitions from logic-1 to logic zero, you can be assured that it will remain at logic-0 for at least 20 ms. When the signal transitions from logic-0 to logic-1 it will remain at logic-1 for between 10 and 100 ms and then transition back to logic-0.

The microcontroller in use has a counter-timer system and a 0.1 ms tick-clock interrupt source. The counter-timer system is setup to count tick-clock interrupts from the moment when the microcontroller powers up and the interrupts are enabled and forever after. The counter is 16-bits wide and will roll over back to zero and then keep counting when it overflows. (. . . $65533_{10}$ ,  $65534_{10}$ ,  $65535_{10}$ ,  $00000_{10}$ ,  $00001_{10}$ ,  $00002_{10}$ , . . .)

The pulse to be measured is applied to an input pin that is set to interrupt on each edge, rising or falling. (This input pin interrupt is a second interrupt source in addition to the tick-clock interrupt.) This same hardware interrupt is set up to immediately (via hardware) capture the tick-clock count when the input pin (pulse) changes logic state and save that value in a buffer register that can be accessed by the interrupt service routine (ISR).

The ISR associated with the input pin (pulse) interrupt, called `edgeHappened`, reads the tick-clock counter value that was stored in the buffer at the time of the pulse edge, and also reads the input pin (about a fraction of a millisecond after the interrupt happened) to discover if the pulse input pin is now at logic-1 or logic-0. If the pulse input is at logic-1 it stores the buffer register value into global variable `pulseStartTime` but if the pulse input is at logic-0 it stores the buffer register value into global variable `pulseEndTime`. Also, if the pulse input is at logic-0 the ISR calculates the pulse width, in seconds, and places that in global variable `pulseWidth`. The global variable `pulseWidth` thus always contains the actual pulse width in seconds of the most recently completed calculation of the pulse width. Global variable `pulseWidth` is stored in floating-point format, whereas `pulseStartTime` and `pulseEndTime` are stored as 16-bit unsigned integers.

- a.) Suppose the input pin ISR has just started updating `pulseWidth`. The global variable `pulseStartTime` contains  $65413_{10}$  and global variable `pulseEndTime` contains  $00375_{10}$ .

What should the global variable `pulseWidth` receive if the ISR is working correctly?  
This is equivalent to asking: "What was the width, in seconds, of the most recent pulse?"

If working correctly, it would recognize the overflow and return the proper value:  $49.8 \text{ ms} = 0.0498 \text{ s}$

If there were no checks for overflow, however, it would erroneously return  $-6503.8 \text{ ms} = -6.5038 \text{ s}$ .

- b.) What is the uncertainty associated with the value of `pulseWidth`? (5 points)

Clock Resolution: 0.1ms

Min Pulse: 10 ms

$$\frac{0.1 \text{ ms}}{10 \text{ ms}} = 1\%$$

Interestingly, with unsigned binary subtraction checking for rollover is not needed, just ignore the most significant borrow!

- c.) Given the specifications above (pulse lasts between 10 and 100 ms, pulse is at logic-0 at least 20 ms), and assuming that the pin ISR takes at most 2 ms to run, what is the minimum period of the interrupt,  $t_{pi}$ , and the maximum ISR execution time,  $t_i$  that should be specified for the pin ISR? (5 + 5 = 10 points)

7  
10  $E_{\text{ffot}} = 1\% \cdot \text{longest pulse} = 1 \text{ ms}$

$$t_i = 2 \text{ ms} + e_{\text{ffot}} = 3 \text{ ms}$$

$$t_{pi} = 20 \text{ ms} + t_i = 23 \text{ ms} \times$$

There is a typo in part C that I did not recognize before the test.  
Everyone gets full credit (5 points) for the  $t_i$  part.