

FPGA laboratory report

Diego Figueroa – 2485776

July 2, 2025

1 Convolutional encoder

1.1 Symbol schematic implementation

1.2 VHDL implementation

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity convolutional_code_VHDL is
5     port(data_in, clk, rst: in std_logic;
6          data_out0, data_out1: out std_logic);
7 end convolutional_code_VHDL;
8
9 architecture state_machine of convolutional_code_VHDL is
10     type state is (s00, s01, s10, s11);
11     signal curr_st, next_st: state;
12     signal d_tmp, d_out0, d_out1: std_logic;
13 begin
14     process(curr_st, d_tmp) -- state logic
15     begin
16         case curr_st is
17         when s00 =>
18             if d_tmp = '0' then
19                 d_out0 <= '0';
20                 d_out1 <= '0';
21                 next_st <= s00;
22             else
23                 d_out0 <= '1';
24                 d_out1 <= '1';
25                 next_st <= s01;
26             end if;
27         when s01 =>
28             if d_tmp = '0' then
29                 d_out0 <= '0';
30                 d_out1 <= '1';
31                 next_st <= s10;
32             else
33                 d_out0 <= '1';
```

```

34         d_out1 <= '0';
35         next_st <= s11;
36     end if;
37     when s10 =>
38         if d_tmp = '0' then
39             d_out0 <= '1';
40             d_out1 <= '1';
41             next_st <= s00;
42         else
43             d_out0 <= '0';
44             d_out1 <= '0';
45             next_st <= s01;
46         end if;
47     when s11 =>
48         if d_tmp = '0' then
49             d_out0 <= '1';
50             d_out1 <= '0';
51             next_st <= s10;
52         else
53             d_out0 <= '0';
54             d_out1 <= '1';
55             next_st <= s11;
56         end if;
57     end case;
58 end process;
59
60 process(clk, rst) -- go to next state
61 begin
62     if rst = '1' then
63         curr_st <= s00;
64         d_tmp <= '0';
65     elsif (clk = '1' and clk'event) then
66         curr_st <= next_st;
67         d_tmp <= data_in;
68     end if;
69 end process;
70
71 -- concurrent assigment of the output
72 data_out0 <= d_out0;
73 data_out1 <= d_out1;
74 end state_machine;

```

Listing 1: xd

1.3 AHDL implementation

```

1 subdesign convolutional_code_AHDL(
2     data_in, clk, rst: input;
3     data_out0, data_out1: output
4 )
5 variable
6     conv_code_state: MACHINE

```

```

7   WITH STATES (
8       s00 = b"00",
9       s01 = b"01",
10      s10 = b"10",
11      s11 = b"11");
12   d_in: node;
13
14   begin
15       conv_code_state.clk = clk;
16       conv_code_state.reset = rst;
17
18       d_in = DFF(data_in, clk, VCC, VCC);
19
20       TABLE
21       conv_code_state, d_in => data_out1, data_out0,
22           conv_code_state;
23       s00, 0 => 0, 0, s00;
24       s00, 1 => 1, 1, s01;
25       s01, 0 => 1, 0, s10;
26       s01, 1 => 0, 1, s11;
27       s10, 0 => 1, 1, s00;
28       s10, 1 => 0, 0, s01;
29       s11, 0 => 0, 1, s10;
30       s11, 1 => 1, 0, s11;
31   END TABLE;
32   end;

```

Listing 2: xd

2 Running light

2.1 Functional description

2.2 Digital Design

2.3 VHDL implementation

2.4 Results

3 FIR filters

3.1 Low pass

3.2 High pass

3.3 Band pass

3.4 Band stop

3.5 Project with the 4 filters