FPGA laboratory report

Diego Figueroa – 2485776

July 2, 2025

1 Convolutional encoder

1.1 Symbol schematic implementation

1.2 VHDL implementation

```
1 library ieee;
2 use ieee.std_logic_1164.all;
4 entity convolutional_code_VHDL is
    port(data_in, clk, rst: in std_logic;
         data_out0, data_out1: out std_logic);
7 end convolutional_code_VHDL;
9 architecture state_machine of convolutional_code_VHDL is
    type state is (s00, s01, s10, s11);
    signal curr_st, next_st: state;
12
    signal d_tmp, d_out0, d_out1: std_logic;
      process(curr_st, d_tmp) -- state logic
      begin
         case curr_st is
         when s00 \Rightarrow
17
           if d_{tmp} = 0, then
             d_out0 <= '0';</pre>
             d_out1 <= '0';</pre>
             next_st <= s00;</pre>
           else
             d_out0 <= '1';</pre>
             d_out1 <= '1';
             next_st <= s01;</pre>
           end if;
         when s01 \Rightarrow
           if d_{tmp} = 0, then
             d_out0 <= '0';</pre>
             d_out1 <= '1';</pre>
             next_st <= s10;</pre>
           else
             d_out0 <= '1';</pre>
```

```
d_out1 <= '0';</pre>
               next_st <= s11;</pre>
             end if;
          when s10 \Rightarrow
37
             if d_{tmp} = 0, then
               d_out0 <= '1';</pre>
39
               d_out1 <= '1';</pre>
40
               next_st <= s00;</pre>
            else
               d_out0 <= '0';</pre>
               d_out1 <= '0';</pre>
44
               next_st <= s01;</pre>
45
            end if;
          when s11 =>
            if d_tmp = '0' then
               d_out0 <= '1';</pre>
49
               d_out1 <= '0';</pre>
50
               next_st <= s10;</pre>
            else
               d_out0 <= '0';</pre>
               d_out1 <= '1';</pre>
               next_st <= s11;</pre>
55
            end if;
56
          end case;
       end process;
       process(clk, rst) -- go to next state
       begin
61
          if rst = '1' then
            curr_st <= s00;</pre>
            d_tmp <= '0';
          elsif (clk = '1' and clk'event) then
            curr_st <= next_st;</pre>
            d_tmp <= data_in;</pre>
          end if;
68
       end process;
69
       -- concurrent assigment of the output
       data_out0 <= d_out0;</pre>
72
       data_out1 <= d_out1;</pre>
73
     end state_machine;
```

Listing 1: xd

1.3 AHDL implementation

```
1 subdesign convolutional_code_AHDL(
2   data_in, clk, rst: input;
3   data_out0, data_out1: output
4 )
5 variable
6   conv_code_state: MACHINE
```

```
WITH STATES (
       s00 = b"00",
       s01 = b"01",
       s10 = b"10",
10
       s11 = b"11");
11
    d_in: node;
12
13
14 begin
    conv_code_state.clk = clk;
    conv_code_state.reset = rst;
17
    d_in = DFF(data_in, clk, VCC, VCC);
18
    TABLE
    conv_code_state, d_in => data_out1, data_out0,
        conv_code_state;
    s00, 0 \Rightarrow 0, 0, s00;
22
    s00, 1 \Rightarrow 1, 1, s01;
    s01, 0 \Rightarrow 1, 0, s10;
    s01, 1 => 0, 1, s11;
    s10, 0 \Rightarrow 1, 1, s00;
    s10, 1 \Rightarrow 0, 0, s01;
    s11, 0 \Rightarrow 0, 1, s10;
    s11, 1 \Rightarrow 1, 0, s11;
    END TABLE;
31 end;
```

Listing 2: xd

2 Running light

- 2.1 Functional description
- 2.2 Digital Design
- 2.3 VHDL implementation
- 2.4 Results
- 3 FIR filters
- 3.1 Low pass
- 3.2 High pass
- 3.3 Band pass
- 3.4 Band stop
- 3.5 Project with the 4 filters