RDE Example

High-Assurance Cyber-Physical Systems

galois

HARDENS: Explaining Rigorous Digital Engineering by Example

Joe Kiniry, Galois (kiniry@galois.com)
April 2022

This work is supported by the U.S. Nuclear Regulatory Commission (NRC), Office of Nuclear Regulatory Research, under contract/order number 31310021C0014.

All material is considered in development and not a finalized product.

Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the NRC.

Digital Instrumentation & Control (DI&C)

Reactor Trip System (RTS)


- ► The RTS is a demonstration DI&C system, which are basically sense-compute-control architectures that control safety-critical systems,
- ▶ have human-in-the-loop user interfaces,
- commonly have built-in self-test subsystems that must be able to self-test/assure a system while it is in operation,
- are fault-tolerant and have heterogenous components, where components are implemented using multiple techniques, sometimes by multiple teams, and have multiple redundant connectors,
- ▶ are built today within the NPP industry without software or COTS hardware, and
- ▶ the NRC does not want to see the industry repeat the technology mistakes of other nationally critical infrastructure industries.

 $\mathsf{NPP} = \mathsf{nulcear}\ \mathsf{power}\ \mathsf{plant};\ \mathsf{COTS} = \mathsf{commercial}\ \mathsf{off}\ \mathsf{the}\ \mathsf{shelf}$


Base System Architecture

- ► Four redundant divisions of instrumentation, each containing identical designs:
 - Two instrumentation channels (Pressure and Temperature)
 - Sensor
 - Data acquisition and filtering
 - Setpoint comparison for trip generation
 - Trip output signal generation
- Two trains of actuation logic, each containing identical designs:
 - ► Two-out-of-four coincidence logic of like trip signals
 - Logic to actuate a first device based on an OR of two instrumentation coincidence signals
 - Logic to actuate a second device based on the remaining instrumentation coincidence signal

RTS Hardware



RTS Architecture Sketch



Functions to Be Implemented

- 1. Trip on high pressure (sensor to actuation)
- 2. Trip on high temperature (sensor to actuation)
- 3. Trip on low saturation margin (sensors to actuation)
- 4. Vote on like trips using two-out-of-four coincidence
- 5. Automatically actuate devices
- 6. Manually actuate each device
- 7. Select mutually exclusive maintenance and normal operating modes on a per division basis

- 8. Perform setpoint adjustment in maintenance mode
- 9. Configure the system in maintenance mode to bypass an instrument channel
- (prevent it from generating a corresponding active trip output) 10. Configure the system in maintenance mode to force an instrument channel to an
- active trip output state 11. Display pressure, temperature and saturation margin
- 12. Display each trip output signal state
- 13. Display indication of each channel in bypass
- 14. Periodic continual self-test of safety signal path (e.g., overlapping from sensor input to actuation output)

IEEE Standard 603-2018 — Characteristics to be demonstrated

- 1. [CCC] Completeness and consistency of requirements
- 2. [Instrumentation independence] Independence among the four divisions of instrumentation (inability for the behavior of one division to interfere or adversely affect the performance of another)
- 3. [Channel independence] Independence among the two instrumentation channels within a division (inability for the behavior of one channel to interfere or adversely affect the performance of another)
- 4. [Actuation independance] Independence among the two trains of actuation logic (inability for the behavior of one train to interfere or adversely affect the performance another)
- 5. [Actuation correctness] Completion of actuation whenever coincidence logic is satisfied or manual actuation is initiated
- [Self-text/trip independence] Independence between periodic self-test functions and trip functions (inability for the behavior of the self-testing to interfere or adversely affect the trip functions)

How to get from Characteristics to Formally Verified System Properties

- characteristics are precise, semi-formal English requirements about an amorphous system
- in order to understand a characteristic, we must understand its constituent terms
- in order to verify a characteristic, we must translate in a traceable fashion semi-formal characteristics into semi-formal requirements, and hence to formal, checkable properties about the system
- properties are decidable, checkable predicates about systems, software, firmware, and hardware, which can be checked by runtime verification (rigorous testing) and formal verification

Queries	Level	Artifacts
What must it do?	Requirements	Lando, FRET
How do the parts interact?	Architecture	SysML
How will it do it?	Specifications	Cryptol
Is it built right?	Verification and correctness	Cryptol
What does it do?	Behavior	Verilog
Does it do the right thing?	Validation and testing	_
How do we build it?	Implementation	FPGA

Requirements

The RTS demonstrator treated requirements as formal, analyzable artifacts.

- ► Lando was used to rewrite natural language requirements into a **structured**, **semantic format**.
 - ▶ Enabled clarification, modularity, and alignment with domain concepts.
 - Served as a bridge between informal stakeholder intent and formal tools.
- ► FRET (Formal Requirements Elicitation Tool) captured precise, logic-based properties:
 - Expressed assumptions and guarantees over time and behavior.
 - ▶ Requirements were made machine-checkable, and suitable for formal verification.
 - Used as input to tools like Cryptol and Frama-C.

Together, Lando and FRET formed a pipeline from informal intent to formal verification.

Domain Engineering Model

- ▶ A domain engineering model is a high-level, formal description of a domain and its properties.
- ► Think of it as a glossary of concepts (nouns, verbs, adjectives, adverbs) and their relations that is formalized in a machine interpretable fashion.
- ▶ Domain engineering models provide a semantics for requirements engineering.
- Such mechanizations are achieved using a variety of formal methods and technologies.
- ► Historically, formal methods like B and Event-B, RAISE, VDM, and Z are used for critical systems.
- ► In the modern day these are augmented by formal methods and tools like Alloy, Coq, Lando, and PVS.
- ► The domain engineering model for HARDENS is specified in Lando and SysMLv2. The background theory for the Lando is specified in Higher-Order Logic (HOL) in Coq and PVS.

Domain Engineering Model: Requirements using Lando

subsystem RTS Hardware Artifacts

The physical hardware components that are a part of the HARDENS RTS demonstrator.

component USB Cable

A normal USB cable.

What kind of USB connector is on the start of the cable?

What kind of USB connector is on the end of the cable?

relation USB Cable inherit USB, Cable

**

component Temperature Sensor

A sensor that is capable of measuring the temperature of its environment.

What is your temperature reading in Celsius (C)?

component Pressure Sensor

A sensor that is capable of measuring the air pressure of its environment.

What is your pressure reading in Pascal (P)?

component Solenoid Actuator

A solenoid actuator capable of being in an open or closed state.

Close!

Open!


relation Temperature Sensor inherit Sensor relation Pressure Sensor inherit Sensor relation Solenoid Actuator inherit Actuator

Requirements using FRET¹

- ► FRET is a tool for writing, understanding, formalizing, and analyzing requirements.
- ► Users write requirements in an intuitive, restricted natural language, called FRETISH, with precise, unambiguous meaning.
- ► For a FRETISH requirement, FRET:
 - 1. produces natural language and diagrammatic explanations of its exact meaning,
 - 2. formalizes the requirement in future-time and past-time temporal logic, and
 - supports interactive simulation of produced logic formulas to ensure that they capture user intentions.
- ► FRET connects to analysis tools by facilitating the mapping between requirements and models/code, and by generating verification code.

¹This entire summary is straight from "Formal Requirements Elicitation with FRET" by Giannakopoulou, et al. REFSQ-2020.

FRET Editor and Realizability






Architecture

The RTS system architecture was modeled to support structure, safety, and traceability.

- The architecture captured the decomposition of subsystems:
 - Sensor logic, redundant voting, and actuation behavior
 - Clear separation of hardware and software responsibilities
- ► SysMLv2 was used to express:
 - System components, interfaces, and data flows
 - Allocation of functions to hardware/software
 - Behavioral constraints and stakeholder interactions
- SysML enabled:
 - ► Model-based traceability across layers
 - Planning for verification and validation
 - Mapping from requirements to implementation

Architecture modeling provided a foundation for structured refinement and assurance.

RTS Instrumentation Architecture



RTS Instrumentation Software Stack

The RTS instrumentation software processes sensor data and implements trip logic.

- Evaluates sensor conditions:
 - ► Thresholds, rates of change, limit violations
- Implements redundant voting logic:
 - Determines validity across multiple inputs
 - Avoids false positives due to single-sensor faults
- Supports channel independence:
 - ► Each processing path is isolated for fault tolerance
- Coordinates actuation decisions:
 - Triggers output logic when trip conditions are confirmed

This logic was developed in formally analyzable forms (Cryptol, C) and verified using tools like SAW and Frama-C.


RTS Instrumentation, Actuation, and Voting Hardware Stack

This hardware stack implements the physical control logic behind sensing and actuation.


- Sensor interfaces:
 - ► Handle analog input conditioning and digitization
- Voting logic circuits:
 - Perform majority voting (e.g., 2-out-of-3)
 - Ensure robust decisions in the presence of sensor faults
- Actuation logic:
 - Drives trip signals to external safety systems
 - Enforces correct and timely shutdown behavior

Implemented in **SystemVerilog** and **Bluespec**, the logic was verified against the software models and supports real-time, fault-tolerant control.


SysML Model



SysML Model



Specifications



Verification and Correctness

Verification was a core focus of the RTS demonstrator:

- **Cryptol** was used as a formal verification tool:
 - Modeled sensor logic, redundancy, and actuation behavior
 - ► Theorems were proved against FRET specifications
 - Properties verified using SAW (Software Analysis Workbench)
- ► Frama-C + ACSL verified C implementations against behavior and safety contracts
- ► Hardware logic (SystemVerilog, Bluespec) was aligned and checked

This multi-layer verification ensured correctness across software and hardware.

Cryptol

- ► Cryptol is a functional, strongly-typed, Domain Specific Language for specifying the structure and behavior of bit-level algorithms
- Cryptol was originally created for the NSA to specify and reason about cryptographic algorithms
- ▶ the Cryptol tool permits the type checking, execution, (quick check-style) runtime validation, and formal verification of Cryptol models
- other tools permit the compilation of Cryptol models to assurance artifacts (software and hardware runtime verification test benches and formal verification benches) and implementations (in high-performance, formally verified C, LLVM, JVM, and SystemVerilog)

Crypto

```
type InstrumentationUnit =
  { setpoints: [NChannels][32]
                                                                           Step Trip Signals:
  , reading: [NChannels][32]
                                                                              InstrumentationUnit ->
  . mode: [NChannels]Mode
                                                                              InstrumentationUnit
  , sensor trip: [NChannels]
                                                                            Saturation: [32] -> [32] -> [32]
  , output_trip: [NChannels][8]
                                                                            PressureTable : [32] -> [32]
  . maintenance: Bit
                                                                           Generate Sensor Trips : [NChannels][32] ->
                                                                             [NChannels][32] -> [NChannels]
                                                                            Trip: [NChannels][32] -> [NChannels][32] -> Channel -> Bit
Initial: InstrumentationUnit
Initial =
                                                                            private
  { setpoints = zero
                                                                              /** @requirements
  . reading
               = zero
                                                                                    INSTRUMENTATION RESET
  . mode
               = zero
                                                                              */
  . sensor trip = zero
                                                                              property instrumentation reset =
                                                                                In Maintenance Initial
  , output trip = repeat zero
                                                                               /\ In Mode P Bypass Initial
  , maintenance = ~zero
                                                                                /\ In Mode T Bypass Initial
                                                                                /\ In Mode S Bypass Initial
Sten: Input -> Command -> InstrumentationUnit -> InstrumentationUnit
// @refines sensor input ports
                                                                              /** @requirements
Handle Input: Input -> InstrumentationUnit -> InstrumentationUnit
                                                                                    INSTRUMENTATION TRIP PRESSURE
                                                                              */
// @refines mode, tripmode, setpoint input port attributes
Handle Command: Command -> InstrumentationUnit -> InstrumentationUnit
                                                                              property instrumentation trip pressure (inp: Input)
Get Reading: InstrumentationUnit -> [NChannels][32]
                                                                                (instr: InstrumentationUnit) =
In Maintenance: InstrumentationUnit -> Bit
                                                                                  In Mode P Manual instr
Set Maintenance: Bit -> InstrumentationUnit -> InstrumentationUnit
                                                                                \/ (In Mode P Operate instr /\ inp @ P > Get Setpoint P instr')
                                                                                /*
Set Mode: Channel -> Mode -> InstrumentationUnit ->
InstrumentationUnit
                                                                            */
In_Mode: Channel -> Mode -> InstrumentationUnit -> Bit
                                                                                (Is Tripped P instr')
Get Setpoint: Channel -> InstrumentationUnit -> [32]
                                                                                 where instr' = Handle_Input inp instr >>>> Step_Trip_Signals
Set Setpoint: Channel -> [32] -> InstrumentationUnit ->
InstrumentationUnit
```


Behavior

System behavior was expressed and simulated through:

- Temporal and logical properties in FRET
- Executable functional models in Cryptol
- Control logic verified in C and SystemVerilog

Behavioral properties were validated against expectations from the original requirements, ensuring correct responses to all relevant inputs.

RTS Behavior Artifacts




Validation and Testing

Validation strategies included:

- ▶ Simulation of Cryptol models to explore behavior
- ▶ **Test benches** generated from specifications
- Runtime monitors aligned with formal properties
- Hardware validation using assertion-based test environments

These efforts ensured that observed behavior aligned with the modeled expectations and safety goals.

RTS Validation Artifacts




Implementation

Final implementation artifacts were grounded in the verified specifications:

- Software:
 - C code verified using Frama-C and SAW
 - Aligned with verified Cryptol specifications
- ► Hardware:
 - ► HDL implementations cross-checked with functional models
 - Assertion coverage supported traceability

All implementation artifacts were packaged with evidence of correctness, traceability to requirements, and structured documentation for review.

RTS Implementation Artifacts



Equivalence and Refinement

The main relationships that we specify and reason about in our RDE are equivalence and refinement.

- Equivalence means that two artifacts are 'equal' under some formal equivalence relation defined in terms of the underlying semantics used to describe the artifacts.
 - ightharpoonup Cryptol spec \simeq C program
 - ightharpoonup C program \simeq Java program
 - ► LLVM bitcode ≃ Verilog spec
- ► Equivalence facilities reasoning about correctness across models, languages, optimizations, evolution.
- ▶ **Refinement** means that one artifacts 'refines; another under some formal refinement relation defined in terms of the underlying semantics used to describe the artifacts.
- ▶ $C \leftarrow ACSL \leftarrow Cryptol \leftarrow SysMLv2 \leftarrow FRET \leftarrow Lando \leftarrow Markdown$
- ▶ SystemVerilog \leftarrow SVA \leftarrow Cryptol \leftarrow SysMLv2 \leftarrow FRET \leftarrow etc.

Summary: The RTS Engineering Stack (Revised)

Layer	Approach Used in HARDENS RTS	
Requirements	Natural language refined with Lando and FRET	
Architecture	Lando and SysML	
Specifications	Defined in FRET as formal, analyzable contracts	
Verification/Correctness	Cryptol, Frama-C	
Behavior	Verilog	
Validation & Testing	Simulated models, test benches, monitors	
Implementation	Verified C and HDL with evidence	