74LV595

8-bit serial-in/serial-out or parallel-out shift register; 3-state Rev. 4 — 18 March 2016

Product data sheet

General description 1.

The 74LV595 is an 8 stage serial shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. It is a low-voltage Si-gate CMOS device and is pin and functionally compatible with the 74HC595 and 74HCT595.

Data is shifted on the positive-going transitions of the SHCP input. The data in the shift register is transferred to the storage register on a positive-going transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register.

The shift register has a serial input (DS) and a serial output (Q7S) for cascading the device. It is also provided with an asynchronous reset input MR (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input (OE) is LOW.

Features and benefits 2.

- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical output ground bounce < 0.8 V at V_{CC} = 3.3 V and T_{amb} = 25 °C
- Typical HIGH-level output voltage (V_{OH}) undershoot: > 2 V at V_{CC} = 3.3 V and $T_{amb} = 25 \, ^{\circ}C$
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Has a shift register with direct clear
- Multiple package options
- Output capability:
 - Parallel outputs; bus driver
 - serial output; standard
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V

Applications 3.

- Serial-to-parallel data conversion
- Remote control holding register




8-bit serial-in/serial-out or parallel-out shift register; 3-state


4. Ordering information

Table 1. Ordering information


Type number	Package	Package								
	Temperature range	Name	Description	Version						
74LV595D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1						
74LV595DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1						
74LV595PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1						


5. Functional diagram





8-bit serial-in/serial-out or parallel-out shift register; 3-state






8-bit serial-in/serial-out or parallel-out shift register; 3-state

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0 to Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
Q7S	9	serial data output
MR	10	master reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
ŌĒ	13	output enable input (active LOW)
DS	14	serial data input
Vcc	16	supply voltage

8-bit serial-in/serial-out or parallel-out shift register; 3-state

7. Functional description

Table 3. Function table[1]

Input					Outpu	ıt	Function
SHCP	STCP	OE	MR	DS	Q7S	Qn	
Χ	Χ	L	L	Χ	L	NC	a LOW-state on MR only affects the shift register
Χ	↑	L	L	Χ	L	L	empty shift register loaded into storage register
Χ	Χ	Н	L	Χ	L	Z	shift register clear; parallel outputs in high-impedance OFF-state
\uparrow	X	L	Н	Н	Q6S	NC	logic HIGH-state shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S).
Х	\uparrow	L	Н	Х	NC	QnS	contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages
↑	↑	L	Н	X	Q6S	QnS	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages

^[1] H = HIGH voltage state; L = LOW voltage state; ↑ = LOW-to-HIGH transition; X = don't care; NC = no change; Z = high-impedance OFF-state.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+4.6	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
I _{OK}	output clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±50	mA
I _O output current		$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		-		
		standard driver outputs			25	mA
		bus driver outputs	bus driver outputs		35	mA
I _{CC}	supply current	standard driver outputs		50	mA	
		bus driver outputs			70	mA
I _{GND}	ground current	standard driver outputs		-50		mA
		bus driver outputs		-70		mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$				
		SO16, SSOP16, TSSOP16	[2]	-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^[2] For SO16 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
For (T)SSOP16 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		1.0	3.3	3.6	V
VI	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.0 V to 2.0 V	-	-	500	ns/V
		V _{CC} = 2.0 V to 2.7 V	-	-	200	ns/V
		V _{CC} = 2.7 V to 3.6 V	-	-	100	ns/V

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-4	0 °C to +85	°C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 1.2 V	0.9	-	-	0.9	-	V
	input voltage	V _{CC} = 2.0 V	1.4	-	-	1.4	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
V _{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.3	-	0.3	V
	input voltage	V _{CC} = 2.0 V	-	-	0.6	-	0.6	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level output voltage	all outputs; $V_I = V_{IH}$ or V_{IL} ; $I_O = -100 \mu A$;						
		V _{CC} = 1.2 V	-	1.2	-	-	-	V
		V _{CC} = 2.0 V	1.8	2.0	-	1.8	-	V
		V _{CC} = 2.7 V	2.5	2.7	-	2.5	-	V
		V _{CC} = 3.0 V	2.8	3.0	-	2.8	-	V
		standard outputs; $V_I = V_{IH} \text{ or } V_{IL}; I_O = -6 \text{ mA};$	2.4	2.82	-	2.2	-	V
		V _{CC} = 3.0 V						
		bus outputs; $V_I = V_{IH}$ or V_{IL} ; $I_O = -8$ mA;	2.4	2.82	-	2.2	-	V
		$V_{CC} = 3.0 \text{ V}$						

8-bit serial-in/serial-out or parallel-out shift register; 3-state

 Table 6.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-4	0 °C to +85	°C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V _{OL}	LOW-level output voltage	all outputs; $V_I = V_{IH}$ or V_{IL} ; $I_O = 100 \mu A$;						
		V _{CC} = 1.2 V	-	0	-	-	-	V
		V _{CC} = 2.0 V	-	0	0.2	-	0.2	V
		V _{CC} = 2.7 V	-	0	0.2	-	0.2	V
		V _{CC} = 3.0 V	-	0	0.2	-	0.2	V
		standard driver outputs V _{CC} = 3.0 V; I _O = 6 mA	-	0.25	0.4	-	0.5	V
		bus driver outputs $V_{CC} = 3.0 \text{ V; } I_O = 8 \text{ mA}$	-	0.20	0.4	-	0.5	V
I _I	input leakage current	$V_{CC} = 3.6 \text{ V};$ $V_{I} = 5.5 \text{ V or GND}$	-	-	1.0	-	1.0	μА
l _{OZ}	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = V_{CC} \text{ or GND};$ $V_{CC} = 3.6 \text{ V}$	-	-	5	-	10	μА
I _{CC}	supply current	$V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND; } I_O = 0 \text{ A}$	-	-	20	-	160	μА
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_I = V_{CC} - 0.6 \text{ V}$	-	-	500	-	850	μА
Cı	input capacitance		-	3.5	-	-	-	pF

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

11. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 13.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	SHCP to Q7S; see Figure 8	[2]						
		V _{CC} = 1.2 V		-	95	-	-	-	ns
		V _{CC} = 2.0 V		-	32	61	-	75	ns
		V _{CC} = 2.7 V		-	24	45	-	55	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	18	36	-	44	ns
		STCP to Qn; see Figure 9	[2]						
		V _{CC} = 1.2 V		-	100	-	-	-	ns
		V _{CC} = 2.0 V		-	34	65	-	77	ns
		V _{CC} = 2.7 V		-	25	48	-	56	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	16	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	19	38	-	45	ns
		MR to Q7S; see Figure 11							
		V _{CC} = 1.2 V		-	85	-	-	-	ns
		V _{CC} = 2.0 V		-	29	56	-	66	ns
		V _{CC} = 2.7 V		-	21	41	-	49	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	16	33	-	33	ns
t _{en}	enable time	OE to Qn; see Figure 12	<u>[4]</u>						
		V _{CC} = 1.2 V		-	85	-	-	-	ns
		V _{CC} = 2.0 V		-	29	56	-	66	ns
		V _{CC} = 2.7 V		-	21	41	-	49	ns
		V _{CC} = 3.0 V to 3.6 V		-	16	33	-	39	ns
t _{dis}	disable time	OE to Qn; see Figure 12	<u>[5]</u>						
		V _{CC} = 1.2 V		-	65	-	-	-	ns
		V _{CC} = 2.0 V		-	24	40	-	49	ns
		V _{CC} = 2.7 V		-	18	32	-	37	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	14	26	-	30	ns

74LV595 Nexperia

8-bit serial-in/serial-out or parallel-out shift register; 3-state

Table 7. Dynamic characteristics ...continued Voltages are referenced to GND (ground = 0 V). For test circuit see <u>Figure 13</u>.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _W	pulse width	SHCP, HIGH or LOW; see Figure 8							
		V _{CC} = 2.0 V		34	10	-	41	-	ns
		V _{CC} = 2.7 V		25	8	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	20	6	-	24	-	ns
		STCP, HIGH or LOW; see Figure 9							
		V _{CC} = 2.0 V		34	7	-	41	-	ns
		V _{CC} = 2.7 V		25	5	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	20	4	-	24	-	ns
		MR LOW; see Figure 11							
		V _{CC} = 2.0 V		34	10	-	41	-	ns
		V _{CC} = 2.7 V		25	8	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	20	6	-	24	-	ns
t _{su} set-up	set-up time	DS to SHCP; see Figure 10							
		V _{CC} = 1.2 V		-	40	-	-	-	ns
		V _{CC} = 2.0 V		26	14	-	31	-	ns
		V _{CC} = 2.7 V		19	10	-	23	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	15	8	-	18	-	ns
		SHCP to STCP; see Figure 9							
		V _{CC} = 1.2 V		-	40	-	-	-	ns
		V _{CC} = 2.0 V		26	14	-	31	-	ns
		V _{CC} = 2.7 V		19	10	-	23	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	15	8	-	18	-	ns
t _h	hold time	DS to SHCP; see Figure 10							
		V _{CC} = 1.2 V		-	-10.0	-	-	-	ns
		V _{CC} = 2.0 V		5.0	-4.0	-	5.0	-	ns
		V _{CC} = 2.7 V		5.0	-3.0	-	5.0	-	ns
		V _{CC} = 3.0 V to 3.6 V		5.0	-2.0	-	5.0	-	ns
t _{rec}	recovery time	MR to SHCP; see Figure 11							
		V _{CC} = 1.2 V		-	-35	-	-	-	ns
		V _{CC} = 2.0 V		5.0	-12.0	-	5.0	-	ns
		V _{CC} = 2.7 V		5.0	-9.0	-	5.0	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	5.0	-7.0	-	5.0	-	ns

8-bit serial-in/serial-out or parallel-out shift register; 3-state

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 13.

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	-40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
f _{max}	maximum frequency	SHCP or STCP; see Figure 8 and Figure 9							
		V _{CC} = 2.0 V		14.0	40.0	-	12	-	MHz
		V _{CC} = 2.7 V		19.0	58.0	-	16	-	MHz
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	77	-	-	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	3]	24.0	70.0	-	20	-	MHz
C_{PD}	power dissipation capacitance	$V_I = GND \text{ to } V_{CC}; V_{CC} = 3.0 \text{ V}$	7]	-	115	-	-	-	pF

- [1] Typical values are measured at T_{amb} = 25 °C.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] Typical value measured at $V_{CC} = 3.3 \text{ V}$.
- [4] t_{en} is the same as t_{PZH} and t_{PZL} .
- [5] t_{dis} is the same as t_{PHZ} and t_{PLZ} .
- [6] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [7] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

12. Waveforms



Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig 8. The shift clock (SHCP) to serial data output (Q7S) propagation delays, the shift clock pulse width and maximum shift clock frequency

10 of 20

8-bit serial-in/serial-out or parallel-out shift register; 3-state






Fig 9. The storage clock (STCP) to parallel data output (Qn) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time




8-bit serial-in/serial-out or parallel-out shift register; 3-state



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig 11. The master reset (MR) pulse width, the master reset to serial data output (Q7S) propagation delays and the master reset to shift clock (SHCP) recovery time



Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.


Fig 12. Enable and disable times

Table 8. Measurement points

Supply voltage	Input	Output						
V _{CC}	V _M	V _M	V _X	V _Y				
V _{CC} < 2.7 V	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.1V _{CC}	V _{OH} – 0.1V _{CC}				
$V_{CC} \ge 2.7 \text{ V}$	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V				

8-bit serial-in/serial-out or parallel-out shift register; 3-state





Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 13. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		V _{EXT}			
V _{CC}	V _I	t _r , t _f	C _L	R_L	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}	
< 2.7 V	V_{CC}	≤ 2.5 ns	50 pF	1 kΩ	open	2V _{CC}	GND	
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	1 kΩ	open	2V _{CC}	GND	

8-bit serial-in/serial-out or parallel-out shift register; 3-state

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION		REFER	RENCES	EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			99-12-27 03-02-19

Fig 14. Package outline SOT109-1 (SO16)

LV595 All information provided in this document is subject to legal disclaimers.


© Nexperia B.V. 2017. All rights reserve

74LV595 **Nexperia**

8-bit serial-in/serial-out or parallel-out shift register; 3-state

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A ₁	A ₂	A ₃	b _p	U	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	>	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION		REFER	ENCES	EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT338-1		MO-150			99-12-27 03-02-19

Fig 15. Package outline SOT338-1 (SSOP16)


All information provided in this document is subject to legal disclaimers.

74LV595 **Nexperia**

8-bit serial-in/serial-out or parallel-out shift register; 3-state

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNI	IT	A max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mn	n	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				-99-12-27 03-02-18	
	VERSION	VERSION IEC	VERSION IEC JEDEC	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA PROJECTION	

Fig 16. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
74LV595 v.4	20160318	Product data sheet	-	74LV595 v.3				
Modifications:	Type number	74LV595N (SOT38-4) removed.						
74LV595 v.3	20090421	Product data sheet	-	74LV595 v.2				
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 							
	 Legal texts have 	ave been adapted to the new company name w	here appropriate.					
74LV595 v.2	980402	Product data sheet	-	74LV595 v.1				
74LV595 v.1	970606	Product data sheet	-	-				

8-bit serial-in/serial-out or parallel-out shift register; 3-state

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LV595

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved

8-bit serial-in/serial-out or parallel-out shift register; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

8-bit serial-in/serial-out or parallel-out shift register; 3-state

18. Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	4
6.1	Pinning	4
6.2	Pin description	4
7	Functional description	5
8	Limiting values	5
9	Recommended operating conditions	6
10	Static characteristics	6
11	Dynamic characteristics	8
12	Waveforms	C
13	Package outline	4
14	Abbreviations 1	7
15	Revision history 1	7
16	Legal information 1	8
16.1	Data sheet status	8
16.2	Definitions	8
16.3	Disclaimers	8
16.4	Trademarks1	S
17	Contact information 1	ŝ
18	Contents	•