KMM491000/KMM591000



1M × 9 DRAM SIP and SIMM Memory Modules

GENERAL DESCRIPTION

The Samsung KMM491000 and KMM591000 are 1M x 9 dynamic RAM high density memory modules. The ninth bit is generally used for parity and is controlled by CAS9. Samsung's 1M x 9 memory modules consist of nine KM41C1000 DRAMS in 20-pin SOJ packages mounted on a 30 pin glassepoxy substrate. A 0.22µF decoupling capacitor is mounted under each DRAM.

The 1M x 9 DRAM modules are available in two package styles. The KMM491000 is a SIP with leads suitable for through hole mounting or for mounting in a socket. The KMM591000 is a SIMM with edge connections and are intended for mounting into 30 pin edge connector sockets.


FEATURES

- 1,048,576 × 9-bit Organization
- Ninth device has separate D, Q and CAS for Parity applications.
- Performance range:

| 1 | tRAC | t _{CAC} | t _{RC} |
|---------------|-------|------------------|-----------------|
| KMM491000-10 | 100ns | 25ns | 190ns |
| KMM591000-10 | 100ns | 25ns | 190ns |
| KMM491000-12 | 120ns | 30ns | 220ns |
| KMM591000 -12 | 120ns | 30ns | 220ns |

- Page Mode capability
- CAS-before-RAS Refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Single +5V ± 10% power supply
- 512 cycles/8ms refresh


FUNCTIONAL BLOCK DIAGRAM



Part Numbers

| KMM491000-10 | 100ns | SIP | Page Mode |
|--------------|-------|------|-----------|
| KMM491000-12 | 120ns | SIP | Page Mode |
| KMM591000-10 | 100ns | SIMM | Page Mode |
| KMM591000-12 | 120ns | SIMM | Page Mode |

PIN CONFIGURATION



| Pin Name | Pin Function |
|------------------------------------|-----------------------------|
| A ₀ -A ₉ | Address Input |
| D9 | Data in |
| Q9 | Data Out |
| DQ | Data In/Out |
| W | Read/Write Input |
| RAS | Row Address Strobe |
| CAS | Column Address Strobe |
| CAS9 | Column Address Strobe |
| v_{cc} | Power (+5V) |
| v _{cc} v _{ss} | Ground |
| | |

KMM491000/KMM591000 1M×9 DRAM SIP and SIMM Memory Modules

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

| item | Symbol | Rating | Unit | |
|---------------------------------------------------------------|------------------------------------|-------------|------|--|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | -1 to +7.0 | V | |
| Voltage on V _{CC} supply relative to V _{SS} | V _{CC} | -1 to +7.0 | V | |
| Storage Temperature | T _{stq} | -55 to +150 | °C | |
| Power Dissipation | P _D | 5.4 | W | |
| Short Circuit Output Current | Ios | 50 | mA | |

^{*}Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} , T_A = 0 to 70°C)

| Item | Symbol | Min | Тур | Max | Unit |
|--------------------|-----------------|------|-----|-----|------|
| Supply Voltage | V _{cc} | 4.5 | 5.0 | 5.5 | V |
| Ground | V _{SS} | 0 | 0 | 0 | ٧ |
| Input High Voltage | V _{IH} | 2.4 | _ | 6.5 | ٧ |
| Input Low Voltage | V _{IL} | -1.0 | | 0.8 | V |

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | | Symbol | Min | Max | Unit |
|------------------------------------------------------------------------------------------------------|----------------------------------------------------------|------------------|-----|------------|----------|
| Operating Current* (RAS and CAS cycling @ t _{RC} = min.) | KMM491000-10, KMM591000-10 KMM491000-12, KMM591000-12 | I _{CC1} | _ | 540 450 | mA mA |
| Standby Current (RAS = CAS = V _{IH}) | | I _{CC2} | _ | 18 | mA |
| RAS-Only Refresh Current* (CAS = V _{IH} , RAS cycling @ t _{RC} = min.) | KMM491000-10, KMM591000-10 KMM491000-12, KMM591000-12 | I _{CC3} | | 540 450 | mA mA |
| Fast Page Mode Current* (RAS = V _{IL} , CAS cycling: t _{PC} = min.) | KMM491000-10, KMM591000-10 KMM491000-12, KMM591000-12 | I _{CC4} | _ | 360 270 | mA mA |
| Standby Current (RAS = CAS = V _{CC} - 0.2V) | | | | 9 | mA |
| CAS-Before-RAS Refresh Current* (RAS and CAS cycling @ t _{RC} = min.) | KMM491000-10, KMM591000-10 KMM491000-12, KMM591000-12 | I _{CC7} | | 540 450 | mA mA |
| Input Leakage Current (Any input $0 \le V_{IN} \le 6.5V$, all other pins not under test = 0 volts.) | | I _{IL} | -90 | 90 | μΑ |
| Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5$) | /) | I _{OL} | -10 | 10 | μΑ |
| Output High Voltage Level (I _{OH} = 5mA) | | V _{OH} | 2.4 | | ٧ |
| Output Low Voltage Level (I _{OL} = 4.2mA |) | V _{OL} | _ | 0.4 | ٧ |

^{*}NOTE: I_{CC3} , I_{CC4} , I_{CC5} , and I_{CC7} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.

CAPACITANCE (TA = 25°C)

| Item | Symbol | Min | Max | Unit |
|-------------------------------------------------------------------|------------------|-----|-----|------|
| Input Capacitance (A ₀ - A ₉ , W, CAS. RAS) | C _{IN1} | _ | 60 | pF |
| Input Capacitance (D ₉ , CAS ₉) | C _{IN2} | T | 7 | pF |
| Input Capacitance (DQ ₁ - DQ ₈) | C _{DQ} | _ | 15 | pF |
| Output Capacitance (Q ₉) | C _{Q9} | T - | 10 | pF |

KMM491000/KMM591000 $1\,\mbox{M}\times 9$ DRAM SIP and SIMM Memory Modules

AC CHARACTERISTICS

 $^{-}$ (0° C \leq T_A \leq 70° C, V_{CC} = 5.0V \pm 10%, see notes 1,2)

| | KMM491000-10 KMM591000-10 | | | | 491000-12 591000-12 | | |
|--------------------------------------------|------------------------------|-----|--------|-----|-------------------------|------|----------|
| | Symbol | Min | Max | Min | Max | Unit | Notes |
| Standard Operation | | | | | | T | |
| Random read or write cycle time | t _{RC} | 190 | | 220 | | ns | |
| Access time from RAS | t _{RAC} | | 100 | | 120 | ns | 3,4 |
| Access time from CAS | t _{CAC} | | 25 | | 30 | ns | 4,4 |
| Access time from column address | t _{AA} | | 50 | | 60 | ns | 3,10 |
| Access time from CAS precharge | t _{CPA} | | 55 | | 65 | ns | 3 |
| CAS to output in Low-Z | t _{CLZ} | 5 | | 5 | | ns | 3 |
| Output buffer turn-off delay | t _{OFF} | 0 | 30 | 0 | 35 | ns | 6 |
| Transition time (rise and fall) | t _T | 3 | 50 | 3 | 50 | ns | 2 |
| RAS precharge time | t _{RP} | 80 | | 90 | | ns | |
| RAS pulse width | t _{RAS} | 100 | 10,000 | 120 | 10,000 | ns | |
| RAS hold time | t _{RSH} | 25 | | 30 | | ns | |
| CAS precharge time | t _{CPN} | 15 | | 20 | | ns | |
| CAS hold time | t _{CSH} | 100 | | 120 | | ns | 1 |
| CAS pulse width | t _{CAS} | 25 | 10,000 | 30 | 10,000 | ns | <u> </u> |
| RAS to CAS delay time | t _{RCD} | 25 | 75 | 25 | 90 | ns | 4,5 |
| RAS to column address delay time | t _{RAD} | 20 | 50 | 20 | 60 | ns | 10 |
| CAS to RAS precharge time | t _{CRP} | 10 | | 10 | | ns | |
| Row address set-up time | t _{ASR} | 0 | | 0 | | ns | |
| Row address hold time | t _{RAH} | 15 | | 15 | | ns | |
| Column address set-up time | t _{ASC} | 0 | | 0 | | ns | |
| Column address hold time | t _{CAH} | 20 | | 25 | | ns | |
| Column address hold time referenced to RAS | t _{AR} | 95 | | 115 | | ns | |
| Column address to RAS lead time | t _{RAL} | 50 | | 60 | | ns | |
| Read command set-up time | t _{RCS} | 0 | | 0 | | ns | |
| Read command hold time referenced to CAS | t _{RCH} | 0 | | 0 | | ns | 8 |
| Read command hold time referenced to RAS | t _{RRH} | 0 | | 0 | | ns | 8 |
| Write command hold time | t _{wch} | 20 | | 25 | | ns | |
| Write command hold time referenced to RAS | t _{wcr} | 95 | | 115 | | ns | |
| Write command pulse width | t _{WP} | 20 | | 25 | | ns | |
| Write command to RAS lead time | t _{RWL} | 25 | | 30 | | ns | |
| Write command to CAS lead time | t _{CWL} | 25 | 1 | 30 | | ns | |
| Data-in set-up time | t _{DS} | 0 | | 0 | | ns | 9 |
| Data-in hold time | t _{DH} | 20 | | 25 | | ns | 9 |
| Data-in hold time referenced to RAS | t _{DHR} | 95 | | 115 | | ns | |
| Refresh period (512 cycles) | t _{REF} | | 8 | * | 8 | ms | |
| Write command set-up time | twcs | 0 | | 0 | † | ns | 7 |
| CAS to write enable delay | tcwp | 25 | | 30 | | ns | 7 |
| CAS setup time (CAS-before-RAS refresh) | t _{CSR} | 10 | | 10 | | ns | |
| CAS hold time (CAS-before-RAS refresh) | t _{CHR} | 30 | | 30 | | ns | |

KMM491000/KMM591000 1 M imes 9 DRAM SIP and SIMM Memory Modules

AC CHARACTERISTICS

(Continued)

| | | | 491000-10 591000-10 | KMM491000-12 KMM591000-12 | | | |
|-----------------------------------------|-------------------|-----|------------------------|------------------------------|---------|------|----------|
| | Symbol | Min | Max | Min | Max | Unit | Notes |
| RAS precharge to CAS hold time | t _{RPC} | 10 | | 10 | | ns | |
| Refresh counter test CAS precharge time | t _{CPT} | 50 | | 60 | | ns | |
| Fast page mode cycle time | t _{PC} | 60 | | 70 | | ns | <u> </u> |
| CAS precharge time (Fast page mode) | t _{CP} | 10 | | 15 | | ns | |
| RAS pulse width (Fast page mode) | t _{RASP} | 100 | 100,000 | 120 | 100,000 | ns | <u> </u> |


Notes:

- An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between $V_{\rm IH}$ (min) and $V_{\rm IL}$ (max) and are assumed to be 5ns for all inputs. Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}
- Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristic only. If $t_{WCS} \ge t_{WCS}$ (min) the cycle is an early write cycle and the data output pin will remain high impedance for the duration of the cycle.
- Either t_{RCH} or t_{RRH} must be satisfied for <u>a read</u> cycle.
- These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles.
- Operation within the t_{RAD} (max) limit insures that t_{RCD} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by tAA


KMM491000/KMM591000 1M×9 DRAM SIP and SIMM Memory Modules

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)







KMM491000/KMM591000 1M×9 DRAM SIP and SIMM Memory Modules

TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




KMM491000/KMM591000 $1\,\text{M}\times9$ DRAM SIP and SIMM Memory Modules


TIMING DIAGRAMS

(Continued)

RAS-ONLY REFRESH CYCLE NOTE: CAS = V_{IH}; W, D, A₉ = DON'T CARE



HIDDEN REFRESH CYCLE






KMM491000/KMM591000 $1\,\text{M}\times9$ DRAM SIP and SIMM Memory Modules

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH CYCLE NOTE: Address, W, D = DON'T CARE







KMM491000/KMM591000 $1\,\mathrm{M}\times9$ DRAM SIP and SIMM Memory Modules

PACKAGE DIMENSIONS

KMM591000 1M × 9 SIMM



KMM491000 1M × 9 SIP



SAMSUNG SEMICONDUCTOR, INCORPORATED SALES OFFICES

EAST

20 Burlington Mall Rd. #205 Burlington, MA 01803 617/273-4888

NORTHWEST 2700 Augustine Dr. Suite 198 Santa Clara, CA 95054 408/727-7433 **MIDWEST**

901 Warrenville Road #120 Lisle, IL 60532-1359 312/852-2011

SOUTH 15851 Dallas Parkway, Ste 745

Dallas, TX 75248-3307 214/239-0754 SOUTHWEST

22837 Ventura Blvd., Ste 305 Woodland Hills, CA 91367 818/346-6416

SOUTHERN REGIONAL

3200 Northline Ave. Suite 501G, Forum VI Greensboro, NC 27408 919/294-5141

Circuit diagrams utilizing SAMSUNG and/or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG and/or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., or others. SAMSUNG and/or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., reserve the right to change device specifications.

MARCH 1988



3725 North First Street San Jose, CA 95134-1708

Telephone: (408)434-5400 Telex: (408) 434-5655 FAX: (408) 434-5650 (408) 434-5651

Printed in U.S.A. Copyright 1986 GG/G6.05M R0286

007729 🔏 🎉 _