256K x 1 DRAM

Features

- Dynamic random access memory 262144 x 1 bit manufactured using a CMOS technology
- RAS access times 70 ns, 80 ns
- ☐ TTL-compatible
- ☐ Three-state output
- 256 refresh cycles4 ms refresh cycle time
- ☐ FAST PAGE MODE
- Operating modes: Read, Write, <u>Read</u> - Write, <u>RAS</u> only Refresh, Hidden Refresh with address
- transfer

 ☐ Power Supply Voltage 5 V
- Packages PDIP16 (300 mil) SOJ20/26 (300 mil)
- Operating temperature range 0 to 70 °C
- Quality assessment according to CECC 90000, CECC 90100 and CECC 90112

Description

Addressing

The UD61256 is a dynamic Write-Read-memory with random access. FPM facilitates faster data operation with predefined row address. Via 9 address inputs the 18 address bits are transmitted into the internal address memories in a time-multiplex operation. The falling RASedge takes over the row address. During RAS Low, the column address together with the CAS signal are taken over. The selection of one or more memory circuits can be made by activation of the RAS input.

Read-Write-Control

The choice between Read or Write cycle is made at the \overline{W} input. HIGH at the \overline{W} input causes a Read cycle, meanwhile LOW leads to a Write cycle.

Both $\overline{\text{CAS}}$ -controlled and $\overline{\text{W}}$ -controlled Write cycles are possible with activated $\overline{\text{RAS}}$ signal.

Data Output Control

The usual state of the data output is the High-Z state. Whenever $\overline{\text{CAS}}$ is inactive (HIGH), Q will float (High-Z). Thus, $\overline{\text{CAS}}$ functions as data output control.


After access time, in case of a Read cycle, the output is activated, and it contains the logic "0" or "1".

Q is then valid until \overline{CAS} returns into to inactive state (HIGH).

The memory cycle being a Read, Read-Write or a Write cycle (\overline{W} -controlled), Q changes from High-Z state to the active state ("0" or "1"). After the access time the contents of the selected cell is available, except for the Write cycle.

The output remains active until $\overline{\text{CAS}}$ becomes inactive, irrespective of $\overline{\text{RAS}}$ becoming inactive or not. The memory cycle being a Write cycle $\overline{\text{(CAS-controlled)}}$, the data output keeps its High-Z state throughout the whole cycle. This configuration makes Q fully controllable by the user merely through the timing of $\overline{\text{W}}$. The output storaging the data, they remain valid from the end of access time until the start of another cycle.

Pin Configuration




Pin Description

Signal Name	Signal Description
A0 - A8	Address Inputs
D	Data Input
W	Read, Write Control
RAS	Row Address Strobe
UCC	Power Supply Voltage
USS	Ground
CAS	Column Address Strobe
Q	Data Output
n.c.	no connected



Block Diagram



Operation

Function		RAS	CAS	w	Add	Iress	Da	ta
runction		KAS	CAS	VV	R	С	D	Q
Stand-by		Н	Х	Х	Х	Х	Х	High-Z
Read		L	L	Н	Row	Column	Х	Output Data
Write		L	L	L	Row	Column	Input Data	High-Z
Read-Write		L	L	$H \rightarrow L$	Row	Column	Input Data	Output Data
FPM Read	1st cycle	L	$H \rightarrow L$	Н	Row	Column	Х	Output Data
	2nd cycle	L	$H\toL$	Н		Column	х	Output Data
FPM	1st cycle	L	$H \rightarrow L$	L	Row	Column	Input Data	High-Z
Write	2nd cycle	L	$H\toL$	L		Column	Input Data	High-Z
FPM	1st cycle	L	$H\toL$	$H \rightarrow L$	Row	Column	Input Data	Output Data
Read-Write	2nd cycle	L	$H\toL$	$H \rightarrow L$		Column	Input Data	Output Data
RAS only Refresh		L	Н	Х	Row		Х	High-Z
HIDDEN Refresh*)	Read	$L \to H \to L$	L	Н	Row	Column	Х	Output Data
	Write	$L \to H \to L$	L	L	Row	Column	Input Data	High-Z

^{*)} Transfer of Refresh Address required



Characteristics

All voltages are referenced to $V_{SS} = 0 \text{ V}$ (ground). All characteristics are valid in the power supply voltage range and operating temperature range indicated below.

Absolute Maximum Ratings		Symbol	Min.	Max.	Unit
Power Supply Voltage		V _{CC}	-0.5	7.0	V
Input Voltage	1)	VI	-1.0	7.0	V
Output Voltage	1)	V _O	-1.0	7.0	V
Output Current		Io	-50	50	mA
Power Dissipation		P _D		1	W
Operating Temperature		Ta	0	70	°C
Storage Temperature		T _{stg}	-55	125	°C

Remarks: see page 7

Recommended Operating Conditions	Symbol	Min.	Max.	Unit
Power Supply Voltage	V _{CC}	4.5	5.5	V
Input Low Voltage 1)	V _{IL}	-1.0	0.8	V
Input High Voltage	V _{IH}	2.4	5.5	V

Remark: see page 7

Capacitances	Conditions	Symbol	Min.	Max.	Unit
Input Capacitance A0 to A8, D	V _{CC} = 5.0 V	C _{I1}		6	pF
Input Capacitance RAS, CAS, W	$V_I = V_{SS}$ f = 1 MHz $T_a = 25 ^{\circ}\text{C}$	C _{I2}		7	pF
Output Capacitance	u u	Co		7	pF

All pins not under test must be connected with ground by capacitors.



Static Characteristics	0 1141	Comple ed	М	in.	Ma		
	Conditions	Symbol	07	08	07	08	Unit
Power Supply Current (average value of RAS-CAS cycles) 2)	$t_{cW} = t_{cWmin}$ $t_{cR} = t_{cRmin}$	I _{CC1}			70	60	mA
Refresh Current 2) (average value of RAS cycles)	$\begin{aligned} t_{cW} &= t_{cWmin} \\ \underline{t_{cR}} &= t_{cRmin} \\ \overline{CAS} &= V_{IH} \end{aligned}$	I _{CC2}			70	60	mA
FPM Current 2) (average value of FPM cycles)	$\frac{t_{cPG}}{RAS} = t_{cPGmin}$ $RAS = V_{IL}$	I _{CC3}			50	40	mA
Stand-by Current (TTL Level)	RAS = CAS = V _{IH}	I _{CC4}			2	2	mA
Stand-by Current (CMOS Level)	$\overline{RAS} = \overline{CAS}$ = $V_{CC} - 0.2 \text{ V}$	I _{CC5}			1	1	mA
Output High Voltage	I _{OH} = -5 mA	V _{OH}	2.4	2.4			V
Output Low Voltage	I _{OL} = 4.2 mA	V _{OL}			0.4	0.4	V
Input Leakage Current at any input, all other pins = 0 V	V _I = 0 V to 5.5 V	I	-10	-10	10	10	μА
Output Leakage Current Q = High-Z	$V_O = 0 \text{ V to}$ $\frac{5.5 \text{ V}}{\text{RAS}} = \overline{\text{CAS}}$ $= V_{\text{IH}}$	I _O	-10	-10	10	10	μΑ

Remarks: see page 7



Dimenia Charactaristics	Symbol		Mi	in.	Ma		
Dynamic Characteristics 3)	Alt.	IEC	07	08	07	08	Unit
□ ALL CYCLES							
Transition Time (Rise and Fall) 4)	t_{T}	t _t	3	3	50	50	ns
RAS Precharge Time CAS Precharge Time	t _{RP}	$\begin{array}{c} t_{w(RASH)} \\ t_{w(CASH)} \end{array}$	50 10	60 10			ns ns
Row Address Set-up Time Column Address Set-up Time	t _{ASR} t _{ASC}	t _{su(RA-RAS)} t _{su(CA-CAS)}	0	0			ns ns
Row Address Hold Time Column Address Hold Time Column Address Hold Time ref. to RAS	^t RAH t _{CAH} t _{AR}	$\begin{array}{c} t_{h(RAS\text{-}RA)} \\ t_{h(CAS\text{-}CA)} \\ t_{h(RAS\text{-}CA)} \end{array}$	10 15 55	10 15 60			ns ns ns
Output Buffer Turn-off Delay 5)	t_{OFF}	t _{v(CAS)}	0	0	20	20	ns
CAS to RAS Precharge Time RAS to Column Address Delay Time Column Address to RAS Lead Time CAS to Output in Low-Z Refresh Period	t _{CRP} t _{RAD} t _{RAL} t _{CLZ} t _{REF}	t _{CASH} -RASL t _{RAS} -CA t _{CA} -RASH t _{CASL} -QX t _{rf}	5 15 35 0	5 15 40 0	35 4	40	ns ns ns ns ms
□ READ							
Random Read Cycle Time	t_{RC}	t _{cR}	130	150			ns
Access Time from RAS 7), 8) Access Time from Column Address 7), 8) Access Time from CAS 7), 8)	t _{RAC} t _{AA} t _{CAC}	$\begin{array}{c} t_{a(RAS)} \\ t_{a(CA)} \\ t_{a(CAS)} \end{array}$			70 35 20	80 40 20	ns ns ns
RAS Pulse Width CAS Pulse Width	t _{RAS}	t _{w(RASL)} t _{w(CASL)}	70 20	80 20	10000 10000	10000 10000	ns ns
Read Command Set-up Time Read Command Hold Time ref. to RAS 9) Read Command Hold Time 9)	t _{RCS} t _{RRH} t _{RCH}	$\begin{array}{c} t_{su(R\text{-}CAS)} \\ t_{h(RAS\text{-}R)} \\ t_{h(CAS\text{-}R)} \end{array}$	0 0 0	0 0 0			ns ns ns
RAS to CAS Delay Time CAS Hold Time RAS Hold Time	t _{RCD} t _{CSH} t _{RSH}	t _{RASL-CASL} t _{RASL-CASH} t _{CASL-RASH}	20 70 20	20 80 20	50	60	ns ns ns
□ WRITE							
Random Write Cycle Time	t_{RC}	t _{cW}	130	150			ns
RAS Pulse Width CAS Pulse Width Write Command Pulse Width	$t_{RAS} \ t_{CAS} \ t_{WP}$	$\begin{array}{c} t_{w(RASL)} \\ t_{w(CASL)} \\ t_{w(W)} \end{array}$	70 20 15	80 20 15	10000 10000	10000 10000	ns ns ns

Remarks: see page 7



Dimensio Chenestoriation	3)	Sy	mbol	Mi	in.	Ma	ax.	I I m it
Dynamic Characteristics	-,	Alt.	IEC	07	08	07	08	Unit
☐ WRITE (continuation)								
Write Command Set-up Time Data Set-up Time ref. to CAS Data Set-up Time ref. to W	10) 11) 11)	t _{WCS} t _{DS} t _{DS}	$t_{\rm su(W-CAS)} \\ t_{\rm su(D-CAS)} \\ t_{\rm su(D-W)}$	0 0 0	0 0 0			ns ns ns
Write Command Hold Time Write Command to RAS Lead Time Write Command to CAS Lead Time Data Hold Time ref. to RAS Data Hold Time ref. to W		$\begin{array}{c} t_{\rm WCH} \\ t_{\rm RWL} \\ t_{\rm CWL} \\ t_{\rm DHR} \\ t_{\rm DH} \\ t_{\rm DH} \end{array}$	$\begin{array}{c} t_{\text{h(CAS-W)}} \\ t_{\text{h(W-RAS)}} \\ t_{\text{h(W-CAS)}} \\ t_{\text{h(W-CAS-D)}} \\ t_{\text{h(CAS-D)}} \\ t_{\text{h(W-D)}} \end{array}$	15 20 20 55 15	15 20 20 60 15 15			ns ns ns ns ns
RAS to CAS Delay Time CAS Hold Time RAS Hold Time	6)	t _{RCD} t _{CSH} t _{RSH}	t _{RASL-CASL} t _{RASL-CASH} t _{CASL-RASH}	20 70 20	20 80 20	50	60	ns ns ns
☐ READ-WRITE								
Read-Write Cycle Time	12)	t _{RWC}	t _{cRW}	155	175			ns
RAS Pulse Width CAS Pulse Width		t _{RAS}	t _{w(RASL)RW}	95 45	105 45	10000 10000	10000 10000	ns ns
CAS Hold Time		t _{CSH}	t _{(RASL-}	95	105			ns
RAS to WRITE Delay Time CAS to WRITE Delay Time Column to WRITE Delay Time	10) 10) 10)	t _{RWD} t _{CWD} t _{AWD}	$\begin{array}{c} \text{CASH)RW} \\ \textbf{t}_{\text{RAS-W}} \\ \textbf{t}_{\text{CAS-W}} \\ \textbf{t}_{\text{(CA-W)RW}} \end{array}$	70 20 35	80 20 40			ns ns ns
□FPM								
Fast Page Mode Cycle Time RAS Pulse Width	12)	t _{PC} t _{RASP}	t _{cPG} t _{w(RASL)}	50 70	50 80	100000	100000	ns ns
Access Time from CAS Precharge		t _{CPA}	t _{a(CASH)}	35	40			ns
☐ HIDDEN-REFRESH								
CAS Hold Time (CAS before RAS Cycle	•)	t _{CHR}	t _{RASL-CASH}	15	15			ns

Remarks: see page 7



Remarks:


- The Input Low Voltage must not drop below -0.3 V for more than 40 ns.
- 2) The current is inversely proportional to the cycle time; the max. current is measured in the shortest cycle time.
- 3) For test conditions see test configuration for functional test and timing diagrams.
- 4) V_{IHmin} and V_{ILmax} are reference levels for time measurement of the input signals; transition times are measured between V_{IH} and V_{IL}.
- 5) t_{v(CAS)} and t_{v(RAS)} define the time at which the data output goes to High-Z; this time is not related to any level.
- 6) t_{RASL-CASLmax} and t_{RAS-CA} are given as reference points only; they do not represent restrictive conditions.

- $^{7)}$ The access time is determined by the three times $t_{a(RAS)},\ t_{a(CAS)}$ and $t_{a(CA)}.$
 - if $t_{RASL\text{-}CASL} < t_{RASL\text{-}CASL\max}$ and $t_{RAS\text{-}CA} < t_{RAS\text{-}CA\max}$ $t_{a(RAS)}$ is valid.
 - if $t_{RASL-CASL}$ > $t_{RASL-CASLmax}$ and $t_{su(CA-CAS)}$ < $(t_{a(CA)max}$ $t_{a(CAS)max}$) $t_{a(CA)}$ is valid,
 - if $t_{RASL\text{-}CASL}$ > $t_{RASL\text{-}CASLmax}$ and $t_{su(CA\text{-}CAS)}$ > $(t_{a(CA)max}$ $t_{a(CAS)max}$) $t_{a(CAS)}$ is valid.
- 8) Measured with a load equivalent to 2 TTL loads.
- 9) In a READ cycle either t_{h(RAS-R)} or t_{h(CAS-R)} must be kept.
- 10) t_{su(W-CAS)}, t_{RAS-W}, t_{CAS-W} and t_{su(A)} do not represent restrictive parameters:
 - if $t_{su(W-CAS)} \ge t_{su(W-CAS)min}$. the cycle is a WRITE cycle (CAScontrolled) and the data output remains in High-Z throughout the whole \overline{CAS} cycle,


- if $t_{CAS-W} > t_{CAS-Wmin}$, $t_{RAS-W} > t_{RAS-Wmin}$ and $t_{su(CA-W)RW} > t_{su(CA-W)RWmin}$, the cycle is a READ-WRITE cycle and the content of the cell is available at the data output.
- if none of these conditions is satisfied, the condition of the data output (at access time) is indeterminate, since a WRITE cycle $(\overline{W}\text{-controlled})$ is carried out.
- 11) These parameters refer to CAS in the WRITE cycle (CAS-controlled) and to W during WRITE (W-controlled) or to W in the READ-WRITE cycle, resp.
- 12) The values of t_{cmin} are used for indication of the particular cycle time in which full function is guaranteed in the temperature range from 0 to 70 °C. Values below the one shown above may cause permanent damage to the component.



Test Configuration for Functional Check




IC Code Numbers




The date of manufacture is given by the 4 last digits of the mark, the 2 first digits indicating the year, and the last 2 digits the calendar week.



Read




Write (CAS-controlled)







Read-Write




FPM Read




FPM Write (CAS-controlled)



RAS only Refresh



HIDDEN-Refresh with address transfer





Memory Products 1998 256K x 1 DRAM UD61256

LIFE SUPPORT POLICY

ZMD products are not designed, intended, or authorized for use as components in systems intend for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the ZMD product could create a situation where personal injury or death may occur. Components used in life-support devices or systems must be expressly authorized by ZMD for such purpose.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Zentrum Mikroelektronik Dresden GmbH

Grenzstraße 28 • D-01109 Dresden • P. O. B. 80 01 34 • D-01101 Dresden • Germany Phone: +49 351 88 22-3 06 • Fax: +49 351 88 22-3 37 • Email: sales@zmd.de Internet Web Site: http://www.zmd.de