



Hardware-Oblivious SIMD Parallelism for In-Memory Column-Stores

Annett Ungethüm, Johannes Pietrzyk, Patrick Damme, Alexander Krause, Dirk Habich, Wolfgang Lehner

TU Dresden, Germany

Erich Focht

High Performance Computing Europe NEC Deutschland GmbH, Germany


CIDR 2020, Amsterdam, Netherlands, 2020/01/14

Modern In-Memory Column-Stores




Single-Instruction Multiple Data (SIMD)


- State-of-the-art parallelism concept
- Execute same instruction on a set of values (vector unit, vector register) → vectorization
- Increases single-thread performance



Intel SIMD Extensions



Performance with SIMD





Explicit SIMD Programming: Running Example





SSE


case 12: p_vec=_mm_shuffle_epi8(p_vec,

return;

return;

_mm_storeu_si128(ptr_out, p_vec);

case 15: _mm_storeu_si128(ptr_out, p_vec);



```
__m128i vec1 = _mm_load_si128(ptr_in);


__m128i result = _mm_cmpgt_epi32(vec1, vec_const);
int mask = _mm_movemask_epi8(result);

switch (mask){
    case 0: return;
    case 1: *ptr_out = _mm_extract_epi32(p_vec,0);
    return;
```

_mm_set_epi8(7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8));

Porting to AVX512







SSE AVX512

```
Load
            _{m128}i \text{ vec1} = _{mm_load_si128(ptr_in)};
                                                                                   _{m512}i \text{ vec1} = _{mm512}load_si512(ptr_in);
Compare
             <u>__m128i</u>    result = _mm_cmpqt_epi32(vec1, vec_const);
                                                                                                           pgt_epi32<mark>_mask</mark>(vec1, vec_const);
                                                                                   int mask = m
            int mask = _mm_movemask_epi8(result);
                                             An Abstraction to enable Portablility and Extensibility
Compress
            switch (mask){
                                                          But keep explicit Vectorization
Store
                   case 0: return:
                   case 1: *ptr_out = _mm_
                            return;
                   case 12: p_vec=_mm_shuffle_epi8(p_vec,
                          _mm_set_epi8(7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8));
                                                                                   _mm512_mask_compressstoreu_epi32(ptr_out, mask, vec1);
                          _mm_storeu_si128(ptr_out, p_vec);
                            return:
                   case 15: _mm_storeu_si128(ptr_out, p_vec);
                            return;
```

SIMD Variety




Porting across architectures is not trivial! Architecture independent API






Template Vector Library (TVL)





TVL in Practice





```
Primitives
```

TVL Data Types

Derieved Vector Properties

Instruction Set Vector Size Element Type

```
using processingStyle = ase 51228/511232nt32;t>>;
```

```
_{m128i} vec1 = _{mm_load_si128(ptr_in)};
                                                                       vector_t vec1 = load processingStyle, iov::ALIGNED, vector_size_bit>(ptr_in);
__m128i result = _mm_cmpqt_epi32(vec1, vec_const);
                                                                       mask_t mask = greater < processingStyle, vector_base_t_granularity >
                                                                                                                                   (vec1, vec_const);
int mask = _mm_movemask_epi8(result);
switch (mask){
                                                                                                       Data alignment required
       case 0: return;
                                                                                                      for primitives in L/S class
       case 1: *ptr_out = _mm_extract_epi32(p_vec,0);
                return:
                                                                        compressstore compressstore compressstore compressstorecompressstorecompressstorecompressstorecompressstore
       case 12: p_vec=_mm_shuffle_epi8(p_vec,
              _mm_set_epi8(7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8));
                                                                                                                            (ptr_out, vec1, mask);
              _mm_storeu_si128(ptr_out, p_vec);
                return;
       case 15: _mm_storeu_si128(ptr_out, p_vec);
                return;
                                                              SSE
                                                                        TVL
```

End-to-End Evaluation

In-memory column store processing engine for analytical workloads

One code base for all operators

Backends for

- Intel SSE, AVX2, AVX512
- ARM Neon
- NEC SX-Aurora Tsubasa (partially)



Research Prototype


https://morphstore.github.io




D Habich, P Damme, A Ungethüm, J Pietrzyk, A Krause, J Hildebrandt, W Lehner "MorphStore-In-Memory Query Processing based on Morphing Compressed Intermediates LIVE." Proceedings of the 2019 International Conference on Management of Data. ACM, 2019.

Start Schema Benchmark








- SSB runs on 5 different Instruction Sets and 4 different register sizes
- ➤Only <u>ONE</u> codebase for all Benchmarks
- >SIMD is benefitial in most cases



Microbenchmarks for Runtime Overhead






Test System: Intel Xeon Gold 5120

Comparison between TVL and hand-vectorized Operator (AVX2)

Virtually no overhead caused by TVL-library




Microbenchmarks for Runtime Overhead




Test System: NEC SX-Aurora Tsubasa

Microbenchmarks for Performance









Same instruction set behaves differently on different systems Longer vectors or newer instructions not always best choice



Future Work







Same instruction set behaves differently on different systems Longer vectors or newer instructions not always best choice

Exciting future work: Choice of Vector Extension as Optimization Knob







Hardware-Oblivious SIMD Parallelism for In-Memory Column-Stores

Annett Ungethüm, Johannes Pietrzyk, Patrick Damme, Alexander Krause, Dirk Habich, Wolfgang Lehner

TU Dresden, Germany

Erich Focht

High Performance Computing Europe NEC Deutschland GmbH, Germany

CIDR 2020, Amsterdam, Netherlands, 2020/01/14