


# Assignment No. 4



19UCS122


Q1. Draw & explain real mode addressing of 80286 microprocessors.



- In real mode, 80286 behaves as a fast 8086.
- Addresses only 1MB of physical memory using A0-A19.
- The lines A20-A23 are not used by the internal circuit of 80286.
- 80286 much faster than 8086 in real mode because of extra pipelining & circuit level improvement (80286 is 8 times faster than 8086).
- 80286 reserve two fixed areas of physical memory for
  - System initialization FFFF0H to FFFFFH
  - Interrupt vector table 00000H to 003FFH
- The program execution starts from FFFF0H after reset & initialization.

19UCS122

Q2. Draw & explain Protected virtual addressing mode (PVM) of 80286 Microprocessor.



- 80286 is the first processor to support the concept of virtual memory & memory management.
- The virtual memory is allotted per task.
- It address up to 1 GB of virtual memory per task.
- Complete virtual memory ~~of~~ is mapped onto the 16 MB physical memory i.e. if program is larger than 16 MB is stored on hard disk & is to be executed.
- The segments are associated with a data structure called a descriptor.
- The descriptor contains "informat" of the segment.



19UCS122

- In PVAM 80286 uses 16 bit segment register as a selector to address a descriptor stored in physical memory.
- Descriptor includes base address, segment limit, segment type, privilege level, segment availability in physical memory.
- The segment base address is 24 bit that addresses first location in that segment.
- 24 bit segment base address is added with 16 bit offset to calculate 24 bit physical address.
- Maximum segment size will be 64KB.
- 80286 back to its real address mode is by resetting the system.

Q3. In the real mode, Show the starting & ending addressing of each segment located by the following segment register values

a. 2345H

$$\begin{aligned}\text{Starting address} &= \text{Segment register} \times 10H + \text{offset} \\ &= 2345 \times 10H + 0000H \\ &= 23450H\end{aligned}$$

$$\begin{aligned}\text{Ending address} &= \text{Segment register} \times 10H + \text{offset} \\ &= 2345 \times 10H + FFFFH \\ &= 3344FFH\end{aligned}$$

b. ABCDH

$$\begin{aligned}\text{Starting address} &= ABCD \times 10H + 0000H \\ &= ABCD0H\end{aligned}$$

$$\begin{aligned}\text{Ending address} &= ABCD \times 10H + FFFFH \\ &= BBCCFH\end{aligned}$$

19UCS122


C. 8899H

→ Starting address =  $8899 \times 10H + 0000H$   
 $= 88990H$


Ending address =  $8899 \times 10H + FFFFH$   
 $= 9898FH$

Q4. Write a short note on Flat mode memory.

→



- A flat mode memory system is one in which there is no segment.
- The address of first byte in memory is 000000000H & last location is FFFFFFFFFF (Address size = 40 bits)
- That flat model does not use segment register to address a location in a memory.
- This form of addressing is much easier to understand but offers little protection to the system.



Q5. Describe different data addressing modes with one instruct<sup>n</sup> example.

→ Data Addressing Mode

- Immediate addressing mode
- Register addressing mode
- Direct addressing mode
- Register indirect addressing mode.
- Index addressing mode
- Register relative addressing mode
- Based indexed addressing mode
- Relative based indexed addressing mode.

- Direct addressing mode


16 bit memory address (offset) is directly specified in instruct<sup>n</sup>.

Example: MOV AX, [2000]

Q6. Describe Paging Mechanism in 80386 Microprocessor with neat diagram.

- 
- Paging is one of the memory management ~~techniques~~ techniques used for virtual memory-multitasking operating system.
  - The segmentation scheme may divide the physical memory into variable size segments but the paging divides the memory into fixed size pages.
  - Paging unit: PU of 80386 uses a two level table mechanism to convert the linear addresses provided by SU into physical addresses.
  - Paging unit handles every task in terms of ~~these~~ three components namely page directory, page tables & the page itself.
  - Paging directory: This is at the most 4 KB in size & each directory entry is of 4 bytes, thus a total of 1024 entries are allowed in a directory.

Page table: Each page is of 4KB in size & may contain a maximum of 1024 entries. (Each entry is of 4 bytes.)



- For converting linear addresses to physical addresses, if the conversion process uses the two levels paging for every conversion, a considerable time will be wasted in the process.
- To optimize this, a 32 entry page table cache is provided which stores the 32 recently accessed page table entries.
- Whenever a linear address is to be converted to physical address, it is first checked to see whether it corresponds to any of the page table cache entries. This page table cache is also known as TLB.

