


	mo
64-bit extensions uses a flat mode men 2) A flat mode memory system is one is no segmentation. 3) The address of first byte in memory 0000H and last location is at FF FFFF	is at 00 0000
HO bits). H) The flat model does not use segment address a location in memory.	select a descri-
-ptor from the descriptor table that de rights of only a code segment. 6) The offset address is actual physical actual mode. 7) The GH-bit descriptor has no limit or	base address.
8) The real mode system is not available operates in 64-bit mode. 9) Protection and paging are allowed in 10) The CS register is still used in protected in 64-bit mode.	e if processor 64-bit mode.
using a 40-bit address.	FLIEFFEFF
linear Address	0,0000 F000 O
memory model	I muitare? (1 <
	10000,0000



e.g. mov or.(si) 6) Register telative addressing mode The effective address in formed by adding 8 bit displacement with content of any register. e.g. mov or, 50H[BX] 1) Based indexed addressing mode The effective address of data is formed by adding content of base register to the content of index register. e.g. mov ax, [bx][si] 8) Relative based indexed addressing mode The effective address is formed by adding 8 bit displacement with sum of contents of base register and index register e.g. mov ax, 50H [BX][si] Q.G. Describe paging mechanism in 80386 microprocessor with neat diagram. 1) Paging is one of the memory management techniques used for virtual memory multitasking operating system 2) The segmentation scheme may divide the physical memory into variable, sixe, segments but, the paging divides the memory into fixed sixe pages 3) Paging unit: PU of 80386 uses a two level table mechanism to convert the linear addresses provided by

