

Assignment No. 4 Q. I Explain the binding of instructions & data to (1) Usually, a program resides on disk as a binary executable file. (2) To be executed, the program must be brought into memory and placed within (3) Depending on the memory management in use, the process may be moved bethe dist & memory during its execution. (9) The process on disk that are mailing to be brought into memory for execution from the input queue. 3) In most case, a user program goes through several steps-some of nihich may be optionalbefore being executed. 6) Address may be represented in different mays during these steps. (7) Addresses min the source program are generally symbolic. (3) A compiler typically binds these symbolic addresses to relocated addresses. 9) The linker editor/loader in turns binds the relocatable addresses to absolute addresses. (10) each binding is mapping from one address space to another.





Page No.:

Page No.:

VOUVA

e Memory protection: memory it does not own by combining O when the CPU schedulae selects a process for execution, the dispatches loads the relocation and limit registers with the correct values as part of the context switch. @ Because every address generated by a cru is checked against these registers, we can protect both the Os of the other user's programs and data from being modified by this running process. 18) The relocation-register sheme provides an effective may to allow the operating system's size to change dynamically. 4) This flexibility is desirable in many situation.

for ex. the Os contains code and buffer space for device drivers. If a divice driver is not commonly used, we do not want to keep the code and data in memory as we might be able to use that space for other purpose.

5) such code is sometimes called transient operating-system code, it comes and goes as needed.

Thus, using this code, changes the size of so as during program execution.

d fragmentation: -@ Both the first-fit and best-fit strategles for memory allocation suffer from external fragmentation. (2) As processes are loaded and removed from memory, the free memory space is broken into little pieces 3) External fragmentation: -- Exist when there is enough total memory space to sto satisfy a request but the available space are not contiguous; storage is fragmented into a large number of small holes - This fragmentation problem can be severe. In Morst case, we could have a block of free memary bet. every two processes. - If all these small pieces of memory mere in one big free block instead, me might be able to run several more processes. 4) Whether we are using the first-fit or best-fit strategy can affect the amount of fragmentation. (5) 50-percent rule: - statistical analysis of first fit, for instance, reveals that, even with some optimization, given N allocated blocks, another 0.5 N blocks will be lost to fragmention: (6) i.e., one third of memory may be unusable. This property known as 50-percent rule. 7) Memory fragmentation can be internal as well () External :- total memory space exist is enough to satiry a request, but it is not contiquous.

2 Internal: - memory block assigned to process is bigget. Some portion of block become unused, as it cannot be used by other process.

etranslation look-aside Buffer in Paging O In Os, for each process page table mill be created, which will contain Page Table Entry (PTE).

@ This Page table entry mill tell where in main memory the actual page is

restding,.

3) page table entries are place in registers for each request generated from CPU. it will be matched to appropriate page number of page table, nihich mill now tell where in the main memory that corresponding page resides.


9 but the problem is register size is small and process size may be big hence the required page table millalso be big, so registers may not hold all

PTE's of page table.

3) To overcome size issue, the entire page table mas kept in main memory. But the problem here is two main memory references are required:

1) To find the frame number

270 go to the address specified by frame number.



M T W T Page No.
Date: YOUVA
a deamentale
9.4) Explain segmentation with segmentation
hardware.
Dan viole is memory-managment sche
Osegmentation is memory-managment scheme that supports this programmer view of
memory.
3 A logical address space is a collection or
segments.
Deach segment has a name & a length.
(4) Although the programmer can now refer.
to object in the program by two-
dimensional address, the actual physical
memory is still one-dimensional sequence
OF bytes.
(5) Thus, we must define an implementation
to map two-dimensional user-defined
addresses into one-dimensional physical
address.
(6) This mapping is affected by segment table.
(7) each entry in segment table has!
- segment base: contains the stacting
physical address where the soment
resides in memory, and
- segment limit: specifies the length of
Seament
(8) A logical address consists of two parts:
a segment number s and
an offset into that segment, d.
(9) The seament number is
(9) The segment number is used as an index
to the segment table.
(10) The offset d of the logical address must
be bet" o and the segment limit.

(1) If it is not, we trap to the operating system when an Offset is legal, it is added to segment base to produce the address in physical memory of desired byte. Q.5 Explain paging with suitable example. Osegmentation permits the physical address space of la process to be noncontiguous. 1) Paging is another memory-management scheme. that offers this Paging avoids external fragmentation and the need for compaction, 2) Paging is implemented through cooperation beth. the operating system and computer hardware. (3) The basic method for implementing paging involves: - Breaking physical memory into fixed size blocks called frames and - Breaking logical memory into blocks of same size called pages. 4) Every address generated by CPU is divided into two parts: Opage number (P) 2) Page Offset (d) (1) Page number is used as an index into a page table. The page table contains the base address of each page in physical memory. (2) This base address is combined with the page offset to define the physical memory

address that is sent to the memory will (5) The page size is defined by hardware 6) The size of page is power of 2, varying bet 512 bytes and 1 GB per page depending on computer arch.

To the size of logical address space is 2m and page size is 2 bytes, then the high-order m-n bits of logical address designate the page number & the n low-order bits designated page offset. (8) logical address: -Page number page offset

p

n

n p → index into page table

d → displacement mithin page consider memory in fig 1. Here in logical address, n=2 and m=4. Using a page size of 4 bytes and physical memory of 82 bytes we show how the programmer's view of memory can be mapped into physical memory logical address 0 is page 0, offset 0. Indexing into the page table, we find that page 0 is in frame 5. Thus, logical address o maps to physical address 20 [= (5x4)+0] logical address 3 (page 0, offset 3) maps to physical address 23 (c (5x4)+3)

logical address + is (page 1, offset o) thus physical according to page table, page 1 is mapped to fram 6. Thus logical address 4 maps to physical address 24 [= (6×4)+0] Q.6] what is page replacement e explain any of page replacement technique with