
OPERATIONS IN EACH PIPELINE STAGE

Clock	Segment 1		Segme	nt 2	Segment 3		
Pulse Number	R1 R2		R3	R4	R5		
1	A1	B1					
2	A2	B2	A1 * B1	C1			
3	А3	B3	A2 * B2	C2	A1 * B1 + C1		
4	A4	B4	A3 * B3	C3	A2 * B2 + C2		
5	A5	B5	A4 * B4	C4	A3 * B3 + C3		
6	A6	B6	A5 * B5	C5	A4 * B4 + C4		
7	A7	B7	A6 * B6	C6	A5 * B5 + C5		
8			A7 * B7	C7	A6 * B6 + C6		
9					A7 * B7 + C7		

GENERAL PIPELINE

General Structure of a 4-Segment Pipeline



Space-Time Diagram

	1	2	3	4	5	6	7	8	9	Clock cycles
Segment 1	T1	T2	T3	T4	T5	T6				Clock cycles
2		T1	T2	T3	T4	T5	T6			
3			T1	T2	T3	T4	T5	T6		
4				T1	T2	T3	T4	T5	T6	

PIPELINE SPEEDUP

n: Number of tasks to be performed

Conventional Machine (Non-Pipelined)

t_n: Clock cycle

 τ_1 : Time required to complete the n tasks

$$\tau_1 = n * t_n$$

Pipelined Machine (k stages)

t_p: Clock cycle (time to complete each suboperation)

 τ_{κ} : Time required to complete the n tasks

$$\tau_{\kappa} = (k + n - 1) * t_{p}$$

Speedup

S_k: Speedup

$$S_k = n^*t_n / (k + n - 1)^*t_p$$

 $\lim_{n \to \infty} S_k = \frac{t_n}{t_n} (= k, \text{ if } t_n = k * t_p)$

PIPELINE AND MULTIPLE FUNCTION UNITS

Example

- 4-stage pipeline
- subopertion in each stage; $t_p = 20$ nS
- 100 tasks to be executed
- 1 task in non-pipelined system; 20*4 = 80nS

$$(k + n - 1)*t_p = (4 + 99) * 20 = 2060nS$$

Non-Pipelined System

$$n*k*t_p = 100 * 80 = 8000nS$$


Speedup

$$S_k = 8000 / 2060 = 3.88$$

4-Stage Pipeline is basically identical to the system

with 4 identical function units

Multiple Functional Units




ARITHMETIC PIPELINE

Floating-point adder


$$X = A \times 2^{a}$$

 $Y = B \times 2^{b}$

- [1] Compare the exponents
- [2] Align the mantissa
- [3] Add/sub the mantissa
- [4] Normalize the result



4-STAGE FLOATING POINT ADDER



INSTRUCTION CYCLE

Six Phases* in an Instruction Cycle

- [1] Fetch an instruction from memory
- [2] Decode the instruction
- [3] Calculate the effective address of the operand
- [4] Fetch the operands from memory
- [5] Execute the operation
- [6] Store the result in the proper place
- * Some instructions skip some phases
- * Effective address calculation can be done in the part of the decoding phase
- * Storage of the operation result into a register is done automatically in the execution phase


==> 4-Stage Pipeline

- [1] FI: Fetch an instruction from memory
- [2] DA: Decode the instruction and calculate the effective address of the operand
- [3] FO: Fetch the operand
- [4] EX: Execute the operation


INSTRUCTION PIPELINE

Execution of Three Instructions in a 4-Stage Pipeline

Conventional



Pipelined



INSTRUCTION EXECUTION IN A 4-STAGE PIPELINE

