

Architectural classification scheme 08.1. 1. There are three computer architectural classification schemes -O Flynn's classification (1966) - based on multiplicity of instruction streams & data stream @ Feng's scheme (1972) - based on serial us parallel processing 1 Handler's classification (1977) - determined by degree of parallelism & pipelining in various subsystem levels or all Al Flynn's classification - 11 ... 1) The essential computing process is texecution of a sequence of instr on a set od of data. 1) The term stream denotes sequence of items executed or operated upon by a single processor (a) An instra stream is sequence of instra as executed by machine. 4) Data stream is sequence of data including input, partial or temporary results, called for by instal stream. 6) Both instr & data are fetched from the memory modules. Instructions are decoded by control unit which sends the decoded instr stream to processor units for execution. Data streams flow bet processors & memory bidirectionally. @ There are four Flynn's machine organizations:-1) single instr stream - single data stream (SISD) -Instal are executed sequentially but may be overlapped in their execution stages. Most SISD uniprocessor systems are pipelined. An SISD computer may have more than one

PAGE	N	D.:		
DATE	:	1	1	

functional unit in it. All the functional unit one under supervision of one control unit.




2) Single instr stream - multiple data stream (SIMD).
There are multiple processing elements supervised by the same controlling control unit. All PUs receive same instr broadcast from control unit but operate on different data sets from distinct data stream. The shared memory subsystem may contain multiple modules.



3) Multiple instra stream - single data stream

There are a processor units, each receiving distinct instructions operating over the same data streen in & its devivative. The output of one processor become the input of next processor in micropipe.



PAGE	NO.:	
DATE	: 1	1

B) Fengs scheme The max no of binary digits (bits) that can be processed within a unit time by computer system is called max parallelism degree P. Let li be no of big bits I that can be processed within the ith processor cycle. Consider T processor cycles indexed by i=1,2,... T. The ava parallelism degree Pa is

Pa = = Pi

1 Utilization rate u of computer system within Toycles is Toycles is Toycles is Toycles is

11211 Compares in which is design of 3) There are four types of processing methods-

11) word-serial and bit-serial (WSBS) 2) word-parallel and bit-serial (WPBS)

3) word-serial and bit-parallel (WSBP)

word-parallel and bit-parallel (WPBP)

c) Handlers classification -1) Handler considers parallel-pipeline processing at three subsystem levels:

i) Processor control unit (PCU)

2) Anthoretic logic unit (ALU): 3) Bit-level circuit (BLC)

@ Each P(U corresponds to one processor or one CPU. The ALU is equivalent to processing element (PE). The BLC corresponds to the

combinational logic circuitary needed to perform

(8) A computer system c can be characterized by triple containing six independent entities.

T(c) = < K x K , D x D , w x w >

where to no of processors D = no. of ALU

0'= no of ALU that can be pipelined w= word length of ALU

W'= no. of pipeline stages in rall ALUs.

OThe pipeline consists of cascade of processing 03.2.

stages. The stages are pure combinational circuits performing arithmetic or logic operations

over the data stream flowing through pipe. 1) The stages are separated by high- speed

interface latches. The latches are fast registers

for holding the intermediate results bet stages. 6) Whe define speedup of a k-stage linear

pipeline processor over an equivalent non pipeline processor as $Sk = T_1 = n.k$ Tk = k+(n-1)

(4) Max speedup is SK->K, for n>>K. That is, max speedup a linear pipeline can provide is k,

where k is no of stages in pipe.

(3) This max speedup is never fully achievable because of data dependencies bet insta, interrupts, program branches & other factore.


PAGE NO.:
DATE: / /
tod as
ted on a
sequence
line processom
line processors

(6) Many pipeline cycles may be wast waiting state caused by out-of-instrance execution.

Uniform classification of pipe According to levels of processing. Hardler has proposed following classification scheme for pipeline processors -

I] Araithmetic pipeline The anithmetic logici units of a computer can be segmentized for pipeline opérations in vorious

data formats. Examples are four-stage pipes used in star-100, eight-stage pipes used in TI - ASC.




Insta pipeliningThe execution of stream of inst can be pipelined
by overlapping the execution of the current Instr
with the fetch, decode & operand fetch of
subsequent instr. This technique is also known
as instr lookahead.

memory data

The data stream passes the first processor with results stored in memory black which is also accessible by second processor. The second processor then passes the refined results to third and so on

() functional



PAGE NO .:

DATE: / /

B) Scalar vs vector pipelines
A scalar pipeline processes a sequence of scalar operands under control of Do loop. Instructions in a small Do loop are prefetched into instributes. Vector pipelines are specially designed to handle vector instrivector operands. Computers having vector instrivector are called vector processors.