


II Combinational Logic Circuits

combinational logic \Rightarrow


A combinational circuit consists of logic gates whose outputs at any time are determined from the present combination of inputs.

A combinational logic circuit is defined as a circuit whose output(s) at any instant of time is a function of the combination of the inputs at ^{instant of} that time only without regards to the previous inputs.



Sequential logic circuits

A sequential logic circuit is defined as a circuit whose output depends not only on the values of inputs at that instant of time, but also on past inputs.



Combinational Circuits (Standard IC)

(6.9)

- * There are several combinational circuits \Rightarrow
 - * that are employed extensively in the design of digital systems.
 - * These are available as IC and classified as Standard Digital Elements.
- * Such ~~IC~~ IC's are \Rightarrow (Medium Scale Integration).
 - * Adders
 - * Subtractors
 - * Comparators
 - * Decoders
 - * Encoders
 - * Multiplexers
 - * De-multiplexers etc.

Analysis of Digital Logic Circuits:

~~Conversion of a given DIGITAL LOGIC CIRCUIT~~

The analysis of a combinational circuit means \Rightarrow

- * Determination of the function that a given logic circuit implements.

Procedure \Rightarrow

- * start with the LOGIC DIAGRAM (Circuit)
 - ↓ Finally arrive at
- * Boolean function corresponding to the given logic circuit.

Design of a Logic Circuit:

(70)

The design of a combinational circuit means \Rightarrow

* The determination of a ^{CIRCUIT} LOGIC DIAGRAM

* From the specification of the problem

Procedure:

- ① From the specifications of the problem \Rightarrow
 - * determine the no. of inputs and outputs required \Rightarrow
 - * And assign symbols to each (such as, x, y, z, F_1, F_2, \dots etc).
- ② Derive the corresponding truth table of the problem in terms of inputs (x, y, z) and outputs (F_1, F_2, \dots)
- ③ Derive the simplified Boolean functions for each outputs (F_1, F_2, \dots) as a function of inputs.
- ④ Draw the logic circuit diagram
- ⑤ Verify the correctness of the design.

DESIGN

① BCD to Excess-3 Code Converter Logic CIRCUIT :-

Soln: Solution:

Step 1.

BCD: 4-bit number (0-9), assign A, B, C, D

Excess-3: 4-bit number [BCD + 3], assign: w, x, y, z

Step 2

Truth Table:

	Inputs BCD				output Excess-3 code			
	A	B	C	D	w	x	y	z
0	0	0	0	0	0	0	1	1
0	0	0	0	1	0	1	0	0
0	0	1	0	0	0	1	0	1
0	0	1	1	1	0	1	1	0
0	1	0	0	0	0	1	1	1
0	1	0	1	0	1	0	0	0
0	1	1	0	0	1	0	0	1
0	1	1	1	1	1	0	1	0
1	0	0	0	0	1	0	1	1
1	0	0	1	1	1	1	0	0

Step-3

Simplified Boolean Functions :-

For output Z :-

$\bar{A}B$	$\bar{C}D$	CD	C	$C\bar{D}$
$\bar{A}B$	1	0	0	1
$\bar{A}B$	1	0	0	1
$A\bar{B}$	X	X	X	X
$A\bar{B}$	0	0	X	X

$$Z = \bar{C}D + \bar{C}\bar{D}$$

For output Y :-

$\bar{C}D$	$\bar{C}D$	CD	CD	
$\bar{A}B$	1	0	1	0
$\bar{A}B$	1	0	1	0
$A\bar{B}$	X	X	X	X
$A\bar{B}$	1	0	X	X


$$Y = CD + \bar{C}\bar{D}$$

$$= \overline{C \oplus D}$$

For output X :-

$\bar{A}B$	$\bar{C}D$	$\bar{C}D$	CD	CD	$\bar{B}C$
$\bar{A}B$	0	1	1	1	
$\bar{A}B$	1	0	0	0	
$A\bar{B}$	X	X	X	X	
$A\bar{B}$	0	1	X	X	

$$X = \bar{B}C + \bar{B}D + B\bar{C}D$$

Step-4. Draw the logic circuit diagram:-Step-5.
Verification


HALF ADDER

* Addition of two one bit numbers.

* Two outputs \rightarrow sum \rightarrow carry


* It is a simple \Rightarrow

* multiple input } combinational
* multiple output } circuit.



Truth table :

Inputs		outputs.	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$s = ?$


A	\bar{B}	B
\bar{A}	0	1
A	1	0

$$\boxed{S = \bar{A}\bar{B} + A\bar{B}}$$

$$= A \oplus B$$

Circuits :

① Circuit with XOR and AND.



② Circuit with NAND gate:-


$$S = \bar{A}\bar{B} + A\bar{B}$$

$$S = \overline{\overline{S}} = \overline{\overline{\bar{A}\bar{B} + A\bar{B}}}$$


$$= \overline{(\bar{A}\bar{B}) + (\bar{A}\bar{B})}$$

$$= \overline{\bar{B}(\bar{A} + \bar{B})} \cdot \overline{A(\bar{A} + \bar{B})}$$


$$= (\bar{B} \cdot \bar{A}\bar{B}) \cdot (\bar{A} \cdot \bar{A}\bar{B})$$



③ Circuit using AND, OR, and NOT :-




④ Circuit using NOR gates :-



FULL ADDER :-

- * It performs the addition of three bits. \Rightarrow
- * Two significant bits.
- * One ~~comes~~ previous carry from the lower significant position.

X	Y	Z	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



\bar{x}	\bar{y}	\bar{z}	x	y	z
0	0	0	1	0	0
0	1	0	0	1	0
1	0	0	0	0	1
1	0	1	1	0	0

x	\bar{y}	\bar{z}	\bar{x}	y	z
0	0	0	1	0	0
0	0	1	0	1	0
1	0	1	1	0	0
1	1	0	0	0	1

~~$S = A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$~~


$$S = \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}z + x\bar{y}\bar{z} + xy\bar{z}$$

$$= \bar{x}(\bar{y}\bar{z} + \bar{y}z) + x(\bar{y}\bar{z} + y\bar{z})$$


$$= \bar{x}(y \oplus z) + x(y \oplus z)$$

$$= x \oplus y \oplus z \quad \text{--- ①}$$

① FA using XOR, AND & OR Gates :-



② FA using XOR and NAND :-




From truth table we get SOP expression for C as

$$\begin{aligned} C &= \bar{x}\bar{y}z + x\bar{y}z + x\bar{y}z + xy \\ &= (\bar{x}\bar{y} + x\bar{y})z + xy(z + \bar{z}) \\ &= (x \oplus y)z + xy \\ &= \overline{(x \oplus y)z} + xy \\ &= \overline{(x \oplus y)z} \cdot \overline{xy} \end{aligned} \quad \text{--- ③}$$

③ FA using only NAND gates:-

Using eqns. ① and ② we may implement the FA circuit using all ~~or~~ NAND gate as follows:-



④ FA using all NOR gates:-

From OA of the truth table we get,


$$\begin{aligned}
 S &= \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}z + \bar{x}y\bar{z} + xy\bar{z} \\
 &= (\bar{x}\bar{y} + xy)\bar{z} + (\bar{x}y + x\bar{y})z = (x \odot y)\bar{z} + (x \oplus y)z. \\
 &= (x \odot y)\bar{z} + (\overline{x \odot y})z = (x \odot y) \oplus z \\
 S = \bar{S} &= (x \odot y) \oplus z \quad \text{--- } ④
 \end{aligned}$$

$$\begin{aligned}
 \bar{C} &= \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}z + \bar{x}y\bar{z} + xy\bar{z} \\
 &= (x \oplus y)\bar{z} + \bar{x}\bar{y}(z + \bar{z}) \\
 &= \overline{(x \odot y)}\bar{z} + \bar{x}\bar{y} = \overline{x \odot y + z} + \overline{(x + y)} \\
 C &= \overline{x \odot y + z} + \overline{(x + y)} \quad \text{--- } ⑤
 \end{aligned}$$

NOR circuit : The one-to-one replacement of ~~NAND~~ gates by NOR gates of Fig. 3 will give the NOR implementation of FA. This is the second method of implementing a full adder.

Ques. 5 :-

⑤ Full Adder (FA) using ^{two} Half Adder (HA). :-



From eqn. (3) we get,


$$C = \overline{(x \oplus y)z} \cdot \overline{xy}$$

$$= (x \oplus y)z + xy$$

HALF SUBTRACTOR

* Subtraction of two one bit numbers.

* Two outputs Difference (D)



Truth Table :

Minuend x	Subtrahend y	Difference D	Borrow out BR_0
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth Table:

x	y	\bar{x}	\bar{y}
0	1	1	0
1	0	0	1

$D = \bar{x}y + x\bar{y}$


Logic expression:

$$\therefore D = x\bar{y} + \bar{x}y = x \oplus y$$


$$BR_0 = \bar{x}y$$

x	y	\bar{x}	\bar{y}
0	1	1	0
1	0	0	1


① Circuit with XOR, AND, NOT gates:-




② Circuit with XOR, AND gates:-



(3) ~~OR~~ HS circuit using all NOR gates:-




(4) HS circuit using all NOR Gates:-



FULL SUBTRACTOR

$$\begin{array}{r} 1 \quad 14 \\ 2 \quad 4 \quad 16 \\ \hline \text{Minuend} \quad 2 \quad 5 \quad 6 \end{array}$$

$$\begin{array}{r} & 1 \quad 5 \quad 7 \\ \hline \text{Subtrahend} & 0 \quad 9 \quad 9 \end{array}$$



Minuend x	Subtrahend y	Borrow-in from the adjacent lower significant stage SZ	Difference D	Borrow-out to the next higher significant stage B_o
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

* comparing FA truth table with FS \Rightarrow

$$* \text{ we find } S = D$$

$$\therefore D = x \oplus y \oplus Z \quad \text{--- (1)}$$

* SOP form of B_{o0} as obtained from truth table \Rightarrow

$$B_{o0} = \bar{x} \bar{y} Z + \bar{x} y \bar{Z} + \bar{x} y Z + x y \bar{Z} \quad \text{--- (2)}$$


$$= \bar{x} y (\bar{Z} + Z) + (\bar{x} \bar{y} + x y) Z$$

$$= \bar{x} y + (\bar{x} \bar{y} + x y) Z = \overline{\bar{x} y} \cdot \overline{(x \oplus y) Z} \quad \text{--- (3)}$$

Again, simplified expression for B_{R_0} as obtained from K-map (81)

\Rightarrow

$$\therefore B_{R_0} = \bar{x}\bar{y} + \bar{y}z + \bar{x}z \quad \text{--- (4)}$$



(1) FS circuit using XOR, AND, OR and NOT gates:-
[Using eqns (1) & (4)]




Fig. 1

$$B_{R_0} = \bar{x}\bar{y} + \bar{x}z + \bar{y}z$$

(2) FS using all NAND gates:-
[Using eqns. (1) & (3)]




Fig. 2

③ ^{FS} Circuit using all NOR gates:-

- * To design with NOR gates
- * The entries 0's are to be used to get \Rightarrow
- * Boolean expressions for "D" and " B_{R_0} ".

For D :

From Truth Table we get, (by expressing) ^{Standard} SOP form

$$\begin{aligned} \bar{D} &= \bar{x}\bar{y}\bar{z} + \bar{x}yz + xy\bar{z} + xyz \\ &= (\bar{x}\bar{y} + xy)\bar{z} + (\bar{x}y + xy)\bar{z} \\ &= (x \oplus y)\bar{z} + (\overline{x \oplus y})\bar{z} \\ &= (x \oplus y) \oplus z \\ &= \overline{(x \oplus y) \oplus z} \end{aligned}$$

$$\therefore \boxed{D = x \oplus y \oplus z}$$

For B_{R_0} : In standard SOP form for Zeros (0's).

$$\begin{aligned} \bar{B}_{R_0} &= \bar{x}\bar{y}\bar{z} + x\bar{y}\bar{z} + x\bar{y}z + xy\bar{z} \\ &= (\bar{x}\bar{y} + xy)\bar{z} + x\bar{y}(\bar{z} + z) \\ &= (x \oplus y)\bar{z} + x\bar{y} \\ &= \overline{x \oplus y} + z + \overline{\bar{x} \oplus y} \end{aligned}$$

$$\therefore B_{R_0} = \overline{\overline{x \oplus y} + z + \overline{\bar{x} \oplus y}}$$

NOR circuit:

The one-to-one replacement of NAND gates by NOR gates of fig. 2 will give the NOR implementation of $\therefore FS$.

(4) FS using HS :-

(83)


$$D_{FS} = x \oplus y \oplus z = D_{HS} \oplus z$$

~~$$(BR_o)_{FS} = \bar{x}y + (\bar{x}y + xy)z$$~~

$$(BR_o)_{FS} = \bar{x}y + (\bar{x}y + xy)z \quad [\text{From eqn. (3)}]$$

$$= (BR_o)_{HS} + (\overline{D_{HS}})z$$


∴ Circuit is \Rightarrow .



Multi-bit Adder : (Subtractor) [Ripple Carry Adder] [Ripple Borrow Subtractor]

- * It is a digital circuit that produces the arithmetic sum of two binary numbers.
- * It is constructed \Rightarrow
 - * with n 1-bit full adders connected in cascade.
 - * with the ^{carry} output from each FA connected to the input of the next FA in the chain.
 - * And the inputs bits (**Augend** & **Addend**) (Minuend) & (Subtrahend) are connected parallelly.

4-bit Adder:



- * An n -bit parallel Adder has \Rightarrow
 - * $(2n+1)$ inputs or " 2^n " inputs if first Adder is a HA.
 - * $(n+1) \rightarrow$ outputs

- * There is a delay to propagate the carry from the least significant position to most significant position.
- * Total delay will be $\Rightarrow n \times$ delay of a single Adder.
- * It is also called "RIPPLE CARRY ADDER".

FULL SUBTRACTOR USING FULL ADDER:

Full Adder

$$\begin{cases} S = x \oplus y \oplus z \\ C = xy + yz + zx \end{cases}$$


Full Subtractor

$$\begin{cases} D = x \oplus y \oplus z \\ BR_0 = \bar{x}y + yz + x\bar{z} \end{cases}$$

∴ Again,


$$\bar{x} \oplus y \oplus z = \overline{x \oplus y \oplus z}$$

∴ the circuit is



Binary

Adder - Subtractor Circuit



(overflow detection)
V=1 (overflow)
V=0 (no overflow)

When M=1, then y becomes
2's complement
Hence, we get, x-y

M=0 \Rightarrow Adder Mode
M=1 \Rightarrow Subtractor Mode


Adder with Carrying Lookahead Generator

Disadvantages of

- * The Ripple Carrying Adder: ~~the disadvantage is~~ ↗
 - * One has to wait till the carry propagate from Least significant position to Most significant position.
 - * Hence the system becomes slow.
- * This problem may be avoided by the technique of carrying lookahead generator (CLA).
- * By this technique all the carries are generated together

~~Diagram of CLA~~

Single stage of a FA



We know
For FA:

$$\begin{aligned}s_i &= x_i \oplus y_i \oplus c_i \\c_{i+1} &= g_i c_i + p_i c_i \\&= (x_i \oplus y_i) c_i + x_i y_i\end{aligned}$$

* $p_i \Rightarrow$ carry Propagate

* $g_i \Rightarrow$ carry generate

$$p_i = x_i \oplus y_i$$

$$g_i = x_i y_i$$

We know :

$$s_i = x_i \oplus y_i \oplus c_i = p_i \oplus c_i$$

$$c_{i+1} = g_i + p_i c_i$$

* Now let us write the Boolean expression for the carrying output of each stage :

c_0 = input carrying


$c_1 = g_0 + p_0 c_0$ (carrying output of the first stage)

$$c_2 = g_1 + p_1 c_1 = g_1 + p_1(g_0 + p_0 c_0)$$

$$= g_1 + p_1 g_0 + p_1 p_0 c_0 \quad [\text{carrying opp of the 2nd stage}]$$


$$c_3 = g_2 + p_2 c_2 = g_2 + p_2(g_1 + p_1 g_0 + p_1 p_0 c_0)$$

$$= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$



Logic Diagram of Carry Lookahead Generators.

4-bit Adder with carry Lookahead:



4-bit Adder with CLA

$$\begin{aligned}
 c_4 &= g_3 + p_3 c_3 = g_3 + p_3(g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0) \\
 &= g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0
 \end{aligned}$$

DECIMAL ADDER (Page-662, DRC)

* Decimal Codes: BCD (8421), 2421, Ex-3, 84-2-1

* A decimal adder requires:

* a minimum of NINE(9) inputs (4-bit for each decimal digit + carry-in)

* 5-outputs (4-bit output + 1 carry out)

* Here we will discuss BCD Coded decimal Adder.

BCD Adder

* Consider the arithmetic addition of :-

* TWO decimal digits in BCD

* together with an input-carry from the previous stage.

$$\begin{array}{l} \text{Max. Output} = \underset{\substack{\text{Two digits} \\ \text{input carry}}}{\cancel{9+9+1}} + \underset{\substack{\text{Stage} \\ \text{input carry}}}{\cancel{1}} \\ = 19 \end{array}$$

* Suppose we apply \Rightarrow

* two BCD digits to a 4-bit binary adder

* The adder will produce the sum in binary from 0 to 19.

Decimal No.	Binary SUM					BCD Sum				Decimal No.
	(Carry) K	Z ₄	Z ₃	Z ₂	Z ₁	(Carry) C	S ₃	S ₂	S ₁	S ₀
0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	1
2	0	0	0	1	0	0	0	0	1	0
3	0	0	0	1	1	0	0	0	1	1
4	0	0	1	0	0	0	0	1	0	0
5	0	0	1	0	1	0	0	1	0	1
6	0	0	1	1	0	0	0	1	1	0
7	0	0	1	1	1	0	0	1	1	1
8	0	1	0	0	0	0	1	0	0	0
9	0	1	0	0	1	0	1	0	0	1
10	0	1	0	1	0	1	0	0	0	0
11	0	1	0	1	1	1	0	0	0	1
12	0	1	1	0	0	1	0	0	1	0
13	0	1	1	0	1	1	0	0	1	1
14	0	1	1	1	0	1	0	1	0	0
15	0	1	1	1	1	1	0	1	0	1
16	1	0	0	0	0	1	0	1	1	0
17	1	0	0	0	1	1	0	1	1	1
18	1	0	0	1	0	1	1	0	0	0
19	1	0	0	1	1	1	1	0	0	1

* By inspection \Rightarrow

From 0 - 9 \Rightarrow BCD sum & binary sum are identical

From 10 - 19 \Rightarrow Addition of 6(0110) with binary sum

↓
gives correct BCD representation

* Development of logic circuit
for Detection and Necessary Correction
from the content of Table :-

~~Example :-~~

* Here we will develop a circuit to detect when 6(0110) is to be added with binary sum

~~Situations when we Need correction are :-~~

First * When $K=1$ ($16 - 19$)

Second * When $Z_4 = 1$ And ($Z_2 = 1$ or $Z_3 = 1$)

The corresponding Boolean expression for $C \Rightarrow$

$$C = K + Z_4 Z_3 + Z_4 Z_2$$

* When $C=1$ \Rightarrow Then 6(0110) has to be added with the binary sum


* And this $C=1$ will provide a ~~connection~~^{Carry} output to the next stage.

(One BCD digit)
Addend

(One BCD digit)
Augend


(91)

(94)



- * For addition of n -digit decimal number \Rightarrow we require n -BCD adder (or $2n$ binary adder) in cascade.
- * The output carry of one stage must be connected to the input carry of the next higher order stage.

Decimal subtractors (BCD subtractor)




$$X + (9-Y) + \text{Cint} + \text{Correction}$$

case-I

$$X > Y, X + (9-Y) + \text{Cint} + \text{Correction} = X + 9 - Y + 1 + 6, \text{Cint} = 1$$

case-II

$$X + (9-Y) + \text{Cint} + \text{Correction} = X + 9 - Y \leq 9, \text{Cint} = 0, \text{Correction} = 0$$



9's complement of $S' = S_3' S_2' S_1' S_0'$

$9's \text{ complement}$

Enabled

Problem: Assume that the time required to generate the carry-out bit from 1-bit full adder is 25 nsec and that of sum bit is 45 nsec. What is the maximum rate of addition when eight 1-bit full adders are cascaded.

$$\begin{array}{l} \text{Sum:} \\ 7 \times 25 = 175 \text{ nsec.} \\ \text{Carry:} \\ \text{Carry sum} = 175 + 45 = 220 \text{ nsec.} \end{array}$$

$$8 \times 25 = 200 \text{ nsec.}$$

∴ Worst case time requirement = 220 nsec.

∴ Maximum rate of addition = $\frac{1}{220 \text{ nsec.}}$

$$= \frac{1}{220} \times 10^9 \text{ sec.}$$

$$= \frac{1}{220} \times 10^7 \text{ per sec.}$$

Problem Modify the circuit of BCD adder so that same circuit may act as a BCD adder + BCD subtractor with external command input ADD/SUB.


Problem How can one subtractor (decimal) circuit discussed above be used for multi-digit subtraction?


BINARY MULTIPLIER

* Multiplication of binary number is performed in the same way as in decimal numbers.

* Multiplicand \Rightarrow $B_1 B_0$

Multiplexer \Rightarrow $A_1 A_0$





2-bit X 2-bit
Binary Multiplier



4-bit X 3-bit Binary Multiplier

$B_3 \ B_2 \ B_1 \ B_0$ - Multiplicand
 $A_2 \ A_1 \ A_0$ - Multiplier

$$\begin{array}{r}
 & A_0 B_3 & A_0 B_2 & A_0 B_1 & A_0 B_0 \\
 & A_1 B_3 & A_1 B_2 & A_1 B_1 & A_1 B_0 \\
 & A_2 B_3 & A_2 B_2 & A_2 B_1 & A_2 B_0 \\
 \hline
 & C_6 & C_5 & C_4 & C_3 & C_2 & C_1 & C_0
 \end{array}$$

Logic circuit for 4×3 -bit Binary Multiplier \Rightarrow

(94)



- * For ~~bedded~~ K-bit multiplicand J-bit multiplier.
- * $(J \times K)$ numbers of \Rightarrow AND gates are required
 $(J-1)$ numbers of K-bit adders are required.
- * It will produce a $(J+K)$ bits output.

Commercial multiplier: IC 74284 / 74285 \Rightarrow This two together performs a 4×4 -bit multiplication.

PARITY GENERATOR AND CHECKER

ASCII (American Standard Code for Information Interchange) :-

- * It is a 7-bit code
- * It is a standard binary code for ALPHANUMERIC CHARACTERS.

* By this code a 128 characters are represented, with EVEN parity with odd parity.

$A \Rightarrow$	1000001	0100001	1100001
$T \Rightarrow$	1010100	11010100	01010100
$1 \Rightarrow$	0110001	10110001	00110001
$2 \Rightarrow$	0110010	10110010	00110010
$3 \Rightarrow$	0110011	00110011	10110011

- * In data transmission \Rightarrow
 - * ~~Temporary~~ Errors may develop in the transmitted data.
 - * A technique is developed to \Rightarrow detect this error
 - * In this technique an extra bit is used with the transmitted data \Rightarrow .
 - * This extra bit is called "PARITY BIT".

PARITY BIT:

(may be 0 or 1)

This is a bit which is included with every character of the message to make total number of 1's either EVEN or ODD.

ODD PARITY: If total number of ~~bits~~^{1's} after including the parity bit becomes ODD, then this parity bit is called ODD PARITY.

EVEN PARITY: Other wise EVEN PARITY.

- * The parity bits are always included at the MSB position.

Error Detection and Remedy.

- * Transmit 8-bit character which includes parity bit (say Even parity)
- * Receive at the destination
- * Check the parity of the received data at the receiving end.
- * If no errors is detected \Rightarrow then the receiver sends back an ACK(acknowledge) control character 00000110.

With Error:

- * If any of the received character is not even i.e. an error is detected \Rightarrow then the receiver sends back NAK(negative acknowledge) control character 10010101 with even parity.

- * The sending end will respond to an NAK \Rightarrow
- * By transmitting the message again until the correct parity is received

Parity Generator: The circuit that generates the parity bit in the transmitter.

Parity Checker: The circuit that checks the parity in the receiver.


Design of Parity Generators:

x	y	\bar{y}	\bar{x}	$\bar{y}z$	$\bar{y}\bar{z}$	yz	$y\bar{z}$
\bar{x}	0	1	0	1	0	0	1
\bar{y}	1	0	1	0	1	1	0

Even Parity.

Three bit Message			Parity bit
x	y	z	p
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$\begin{aligned} p &= \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}z + xy\bar{z} \\ &= (\bar{x}\bar{y} + \bar{x}y)z + (\bar{x}y + xy)\bar{z} \\ &= (x \oplus y)z + (x \oplus y)\bar{z} \\ &= x \oplus y \oplus z. \end{aligned}$$




Parity Checker

ZP

XY	$\bar{Z}P$	$\bar{Z}P$	$\bar{Z}P$	$\bar{Z}P$
$\bar{x}\bar{y}$	0	1	0	1
$\bar{x}y$	1	0	1	0
$x\bar{y}$	0	1	0	1
xy	1	0	1	0

$$C = x \oplus y \oplus z \oplus p$$



Even Parity checker.


Four Bits Received:				Parity Error checker:
x	y	z	p	c
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

- * This checker may be converted to 3-bit parity generator by putting $p=0$ and $c=p$.


Odd Parity Generator & Checker

- * From the truth table of ^{Even Parity} generator and checker, we observe that
 - * the odd parity generator or checker is
 - * parity bit (p) for generator will be first complement of the Even parity case.
 - * parity error checker bit (c) } first complement of the Even parity case.
- * Hence it is implemented with XOR gates and the gate at the output must be EX-NOR gate.

Odd Parity
i.e. Generator:



Odd Parity checker:



Commercial parity generator/checker circuits:-

IC 74180 - 14 Pins } 9-bit parity

IC 74280 - 14 pins.

MAGNITUDE COMPARATOR

- * A magnitude comparator is a combinational circuit that compares two numbers $A \& B$ and determines their relative magnitude.
- * The outcome of comparator are three binary variables \Rightarrow that indicates
 - * $A > B$
 - * $A = B$
 - * $A < B$.

Design technique:

~~$A = B$~~ : Let, $A = A_3 \ A_2 \ A_1 \ A_0$ } four bits number.
 $B = B_3 \ B_2 \ B_1 \ B_0$ } in binary.

* $A = B$, only when all the corresponding bits of $A \& B$ are equal.

* i.e., $A_3 = B_3, A_2 = B_2, A_1 = B_1, \& A_0 = B_0$.

* The equality relation of each pair of bits can be expressed by ~~OR~~ function EX-NOR function as

$$(\text{EX-NOR}) \Rightarrow x_i = A_i B_i + \bar{A}_i \bar{B}_i, \text{ for } i = 0, 1, 2, 3$$

* $F_{A=B} = x_3 x_2 x_1 x_0$ i.e. when all the x_i 's are 1 then $A = B$, and $F_{A=B} = 1$.

(10)

$A > B$ and $A < B$.

- * To determine $A > B$, or $A < B$
- * We inspect the relative magnitude of pairs of significant bits \Rightarrow
 - * starting from the MSB.
- * If no bits are equal \Rightarrow
 - * we compare the next lower significant pair of bits.
- * This comparison continues until a pair of unequal bits is reached. \Rightarrow
- * If the corresponding bit of $A = 1$ and $B = 0 \Rightarrow$
 - * then $A > B$.
- * But if the corresponding bit of $A = 0$ and $B = 1 \Rightarrow$
 - * Then $A < B$.

* Logical expression of the sequential comparison are :

$$F_{A>B} = A_3 \bar{B}_3 + x_3 A_2 \bar{B}_2 + x_3 x_2 A_1 \bar{B}_1 + x_3 x_2 x_1 A_0 \bar{B}_0$$


$$F_{A < B} = \bar{A}_3 B_3 + x_3 \bar{A}_2 B_2 + x_3 x_2 \bar{A}_1 B_1 + x_3 x_2 x_1 \bar{A}_0 B_0$$

If, $F_{A>B} = 1$, then $A > B$

$F_{A < B} = 1$, then $A < B$.

Logic Circuit of 4-bit Magnitude Comparator:

(102)





Commercially available comparator IC's:

IC 7485 \Rightarrow 4-bit magnitude comparators

IC 74682 / 74683 / 74684 / 74685 / 74686 \Rightarrow 8-bit comparator.

DECODER

- * It is a combinational circuit that converts binary information from n -bit input to m number of mutually exclusive outputs.
- * Mutually exclusive outputs \Rightarrow means \Rightarrow
 - * that the decoder circuit makes only one output Active (active Low or Active High) \Rightarrow
 - * Among the m -possible outputs \Rightarrow
 - * And this is unique \Rightarrow
 - * And depends on the input code applied at the input.
- * maximum value of m may be 2^n .
- * This is called n -to- m -line DECODER. ($n \times m$ Decoder)



2-to-4 Decoder
with ACTIVE HIGH outputs.

Tough Table

inputs:		outputs:			
A	B	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

2-to-4 Decoder with
ACTIVE LOW outputs.

Tough Table

inputs:		outputs:			
A	B	Y_3	Y_2	Y_1	Y_0
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	1

- * Binary Decoder : * A decoder with n -input and 2^n outputs is called Binary Decoder.
 - * Because this type of decoder generates all the minterms \Rightarrow
 - * which are possible with n -bit binary inputs.
- * $2 - \text{to} - 4$
 * $3 - \text{to} - 8$
 * $4 - \text{to} - 16$ } are examples of Binary decoders.



* Decimal Decodes (or 4-to-10 Decoder) : or BCD Decodes :-

- * Here BCD codes are used as the input and a maximum of 10 ^{valid} outputs are obtained.
- * For six non-BCD codes (1010 to 1111) used as inputs \Rightarrow
- * The outputs will be in the inactive state.
 - i.e. * all 0s for Active High output.
 - * all 1s for Active Low output.

- * Seminar notes
- * One-to-ten Decoder

LOGIC CIRCUIT

2-to-4-bit Decoder for LOGIC HIGH OUTPUTS:




- { 1. 2-to-4 Decoder with
* Active High outputs
* Active Low Enable input (EN) [i.e. EN=0(Low)]

2-to-4 Decoder with:
* Active Low outputs
* Active Low Enable input ($\bar{E}N$)

This circuit is obtained by first inverting the output of fig. 1 i.e. by putting NAND gate instead of AND in fig. 1.

3-to-8 Line Decodes:




- * Two inverters in series for each Decoders inputs A or B have been used to reduce loading to the external circuit driving the A and B inputs
* To get active low outputs \Rightarrow the AND gates are replaced by NOR gates.

(105)A.


Decoder

2 to 4 Decoder For LOGIC LOW OUTPUTS



DEMUTIPLEXER :

- * This is a circuit that receives data on an input line and routes this received data on one of 2^n possible output lines.
- * Hence, a Decoder with Enable Input can function as a Demultiplexer (DMUX).



- * Hence any decoder having Enable input can be used as DEMULTIPLEXER.


Cascading of Decoders / Demultiplexers

- * commercially available decoders / Demultiplexers have ⇒
- * limited numbers of outputs (2^n maximum)
- * no. of outputs may be increased by cascading the available Decoders / DMUX.
- * This can be done with the help of Enable inputs or other suitable Decoders.

4x16 Decoder with TWO 3x8 Decoder

1027

D C B A
1 0 0 0 → 8



Commercially Available Decoders/ demultiplexers:

IC 74139 16 pins

contains :

- * 2 fully independent 2x4 Decoder/Demux
- * 1 Active low separate Enable input : $\overline{EN_1} / \overline{EN_2}$
- * 4-Active Low outputs (separate)
- * 2- Active High inputs. (separate)

IC 74155 16 pins. contains :

- * 2 units of 2x4 Decoder/Demux
- * 2 common address inputs
- * Each unit has \Rightarrow 1 active Low (\overline{EN}) {
separate | active High (EN)}
Enable inputs.
- * 4 outputs of each units \Rightarrow Active Low.

IC 74156


16 pins \Rightarrow same as 74155, but the outputs are open collector type.

IC 74239

16 pins \Rightarrow same as IC 74139, but outputs are Active High.

IC 74138

16 pins

contains:

- * 3 × 8 Decoder / DMUX.

- * Select Inputs : 3

- * Outputs : 8 \Rightarrow Active Low

- * Enable inputs : 3 \Rightarrow one High Enable
2 - Low Enable.

- * To make this chip Enable \Rightarrow
The Enable inputs
together have to be as follows:-

$$\overline{EN_1} = 1 \text{ (High)}$$

$$\overline{EN_2} = \overline{EN_3} = 0 \text{ (Low).}$$

- * Otherwise all the outputs
will remain in High state.

Combinational Logic Implementation Using DECODER :

- * A decoder produces 2^n minterms for n-input variables.

- * As Any Boolean function \Rightarrow

- * can be expressed in the sum-of-minterms.

- * Hence, we get any combinational logic implemented by

- * using DECODER to generate Minterms

- * And one OR gate at the output
to form the Logic Sum.

- * Hence any combinational circuit \Rightarrow with

- no. of inputs = n

- no. of outputs = m

- * can be implemented with \Rightarrow

- * if 1 \Rightarrow ~~one~~ $n \times 2^n$ line Decoders

- And * ~~more than~~ 1 \Rightarrow m-input OR gate.

**Ex: ~~Binary~~ Design of
1-bit Full Adder with DECODER**

* It has $x, y \Rightarrow$.

* 2-significant bit inputs (x, y)
plus 1-bit carry (z).

\therefore From the truth table of FA \Rightarrow .

* We have obtained the functions
for the sum (s) and carry (c)
in term of MINTERMS as

$$* S(x, y, z) = \sum m(1, 2, 4, 7) = m(1) + m(2) + m(4)$$

$$C(x, y, z) = \sum m(3, 5, 6, 7)$$

* Since here \Rightarrow


no. of inputs = 3 (x, y, z)

no. of minterms required to implement S & C

$$= 2^3 - 1 = 7$$

* \therefore we require a 3×8 Decoder

and ~~one~~ two 4-inputs OR Gate.




problem:

Design an equivalent 4×16 decoder by cascading two ~~IC~~ IC-74138 without using any other gates.

IC-74138 \Rightarrow * 3x8 Decoder/DMUX * 8-2M Active off Pro.
 * Three enable inputs \Rightarrow EN1, $\overline{EN2}$, $\overline{EN3}$

Soln:



IC 7442 • 16 pins contains:
 * 10: Active low output

(Bcd to decimal
Decoder)

* 4: Inputs

* No Enable Input

IC-7445 16 Pins
(Bcd to decimal)

IC-7443 \Rightarrow Excess-3-to-Decimal Decoder

IC-7444 \Rightarrow Gray-to-Decimal Decoder

Problem - 2

(111)


(111)

cascade 74138 ICs to design a 1 x 16 demultiplexer.

Soln:

with Active low output without using any other gates.

Din (Data input)



Data input Din is always low from external source.
It decides when data will be sent to selected address.