

Halide-FIRRTL Design Flow Learnings and Issues

Taesu Kim (tae.s.kim@intel.com)

Intel Labs/ADR/MRL

Mar. 2018



Agenda

- Halide-FIRRTL Design Flow
- Mapping Halide IR to Hardware
- For-loop Block Implementation
- Issues and Solutions
- Future Works




Halide FIRRTL Design Flow

- Object: To generate ASIC RTL from Halide.
- Using this flow you are able to generates FIRRTL code from Halide.
 - FIRRTL: https://bar.eecs.berkeley.edu/projects/2015-firrtl.html
- The generated FIRRTL code can be converted to Verilog-HDL using firrtl utility: https://github.com/freechipsproject/firrtl/blob/master/utils/bin/firrtl
- This flow is based on Halide/HLS: https://github.com/jingpu/Halide-HLS
- Download:
 - git clone -b HLS-FIRRTL -- https://github.com/kevinkim06/Halide-HLS.git



Mapping Halide IR to Hardware





Types of For-Loop Block (FB)

Type 1) Without Stencil Loop

```
for (y, ...) {
  for (x, ...) {
    realize in.stencil(...) {
    read_stream(in.stencil.stream, in.stencil, ...)
    realize blur_x.stencil(...) {
      blur_x.stencil(0, 0) = in.stencil(0,0) ...
      write_stream(blur_x.stencil.stream, blur_x.stencil)
      }
  }
}
```

 Scan loop iteration depends on input validaty AND output readiness.

Type 2) With Stencil Loop

```
for (y, ...) {
                        Scan Loop
 for (x, ...) {
  realize in.stencil(...) {
   realize blur_x.stencil(...) {     Stencil Loop
     for (c, 0, 3) {-
      if (c==0) {
       read stream(in.stencil.stream, in.stencil, ...)
      blur x.stencil(0, 0, c) = in.stencil(0,0,0) ...
      if (c==2) {
       write_stream(blur_x.stencil.stream, blur_x.stencil)
```

- Unlike scan loop, stencil loop can iterate freely.
- No flow control required for stencil loop.
- Detecting Stencil loop: Does not contain realize.



Types of For-Loop Block (cont.)


Type 3) Without Perfect Nested Loop

```
for (y, ...) {
                      Scan Loop
 for (x, ...) {
  realize in.stencil(...) {
   produce in.stencil {
    read_stream(in.stencil.stream, in.stencil, ...)
   realize blur_x.stencil(...) {
    produce blur_x.stencil {
      for (c, 0, 3) { ——— Stencil Loop
       blur x.stencil(0, 0, c) = in.stencil(0,0,0) ...
    write_stream(blur_x.stencil.stream, blur_x.stencil)
```


- Perfect Nested Loop is enabled by default in Halide/HLS.
- FIRRTL generation without Perfect Nested Loop is also supported.
- Same, Stencil loop doesn't contain realize.




FSM for For-Loop Block



Type 1 and Type 2/3 when Stencil Loop extent is 1.



Type 2/3 when Stencil Loop extent is >1.






Single stage

pipeline for now.

Example FIRRTL Code for For-Loop Block



Generated FIRRTL



Issue – Type Casting (Bool to Int)

In Halide:

```
hw_output(x, y) = (in(x, y) > threshold) * in(x, y); // Boolean type is used in math.

In the generated HLS C:

_in_stencil = _in_stencil_stream.read();
```

```
_in_stencil = _in_stencil_stream.read();

int8_t _240 = _in_stencil(0, 0);

int32_t _241 = (int32_t)(_240);

bool _242 = _threshold < _241;

int8_t _243 = (int8_t) (_242); // _243 is either 0 or 1

int8_t _244 = _243 * _240;

_hw_output_stencil(0, 0) = _244;

_hw_output_stencil_stream.write(_hw_output_stencil);
```

- Type casting from Boolean to signed integer is different from C.
- Bool in FIRRTL/Verilog is implemented as a 1-bit data type (either wire or reg).
- True (1'b1) \rightarrow -1 (8'hff), if converted to signed char.

In the generated FIRRTL:

```
_in_stencil <= _in_stencil_stream_value
node _240 = _in_stencil[0][0]
node _241 = asSInt(_240);
node _242 = lt(_threshold < _241)
node _243 = asSInt(_242) ; _243 is either 0 or -1
node _244 = asSInt(bits(mul(_243, _240), 7, 0))
_hw_output_stencil[0][0] <= _244
_hw_output_stencil_stream_value <= _hw_output_stencil
```

Result mismatch

In the converted Verilog-HDL using firrtl utility:

```
assign _240 = $signed(in_stencil_0_0);
assign _GEN_58 = {{24{_240[7]}},_240};
assign _242 = $signed(_threshold) < $signed(_GEN_58);
assign _243 = $signed(_242) ; // _243 is either 0 or -1
assign _GEN_59 = {8{_243}}; // _GEN_59 is either all-zero or all-one
assign _GEN_60 = $signed(_GEN_59) * $signed(in_stencil_0_0);
assign _GEN_61 = _GEN_60[7:0];
assign _244 = $signed(_GEN_61);
assign _hw_output_stencil_0_0 = _244;
always@(posedge clock)
_hw_output_stencil_stream_value <= _hw_output_stencil_0_0;
```



Issue – Type Casting (Unsigned to Int)

In Halide:

```
hw_output(x, y) = in(x, y) * scale; // in(x, y) is uchar, scale is int.

In the generated HLS C:

_in_stencil = _in_stencil_stream.read();
uint8_t _240 = _in_stencil(0, 0);
int32_t _241 = (int32_t)(_240); // uchar to int: 128 → 128
int32_t _242 = _241 * _scale;
_hw_output_stencil(0, 0) = _242;
_hw_output_stencil_stream.write(_hw_output_stencil);
```

- Similar issue of converting Boolean to Integer.
- In C: (unsigned char)128 \rightarrow (int)128
- In FIRRTL/Verilog: 128 (8'h80) \rightarrow -128 (32'hffffff80) if converted to signed.

Result mismatch

In the generated FIRRTL:

```
_in_stencil <= _in_stencil_stream_value
node _240 = _in_stencil[0][0]
node _241 = asSInt(_240) ; uchar to int 128 → -128
node _242 = asSInt(bits(mul(_241, _scale), 31, 0))
_hw_output_stencil[0][0] <= _242
_hw_output_stencil_stream_value <= _hw_output_stencil
```

In the converted Verilog-HDL using firrtl utility:

```
assign _240 = $signed(in_stencil_0_0);
assign _GEN_58 = {{24{_240[7]}}},_240};
assign _GEN_59 = $signed(_GEN_58) * $signed(_scale);
assign _GEN_60 = _GEN_59[31:0];
assign _242 = $signed(_GEN_60);
assign _hw_output_stencil_0_0 = _242;
always@(posedge clock)
   _hw_output_stencil_stream_value <= _hw_output_stencil_0_0;</pre>
```



Issue -Type Casting (Solution)

In Halide:

```
hw_output(x, y) = (in(x, y) > threshold) * in(x, y); // Boolean type is used in math.

In the generated HLS C:

_in_stencil = _in_stencil_stream.read();
_int0 to 240 = in_stencil(0, 0);
```

```
_in_stencil = _in_stencil_stream.read();
int8_t _240 = _in_stencil(0, 0);
int32_t _241 = (int32_t)(_240);
bool _242 = _threshold < _241;
int8_t _243 = (int8_t) (_242);
int8_t _244 = _243 * _240;
_hw_output_stencil(0, 0) = _244;
_hw_output_stencil_stream.write(_hw_output_stencil);

Result match
```

In the generated FIRRTL:

```
_in_stencil <= _in_stencil_stream_value
node _240 = _in_stencil[0][0]
node _241 = asSInt(pad(_240, 32)) ; zero-ext, as _in_stencil is unsigned
node _242 = lt(_threshold < _241)
node _243 = asSInt(pad(_242, 8)) ; zero-ext, as _242 is unsigned
node _244 = asSInt(bits(mul(_243, _240), 7, 0))
_hw_output_stencil[0][0] <= _244
_hw_output_stencil_stream_value <= _hw_output_stencil
```

Perform Bit-width extension before type conversion.

- Use pad() operator with asSInt() and asUInt()
- For wider to narrower casting, simply truncate lower bits and perform type conversion.

In the converted Verilog-HDL using firrtl utility:

```
assign _GEN_58 = {{24'd0},in_stencil_0_0};
assign _241 = $signed(_GEN_58);
assign _242 = $signed(_threshold) < $signed(_241);
assign _GEN_59 = {{7'd0},_242};
assign _243 = $signed(_GEN_59);
assign _GEN_60 = $signed(_243) * $signed(in_stencil_0_0);
assign _GEN_61 = _GEN_60[7:0];
assign _244 = $signed(_GEN_61);
assign _hw_output_stencil_0_0 = _244;
always@(posedge clock)
   _hw_output_stencil_stream_value <= _hw_output_stencil_0_0;</pre>
```



Issue – Result Bitwidth of Operation

- FIRRTL operation has its own rule for result width:
 - Result width of operation (i.e. Add/Sub/Mul) is defined so that no overflow happens.
 - Ex) unsigned 8-bit + unsigned 8-bit = unsigned 9-bit
- Workaround: Explicitly extract proper bits for the result to be matched with C.
 - Ex) node result = tail(add(a_u8bit, b_u8bit), 1); // uchar + uchar = uchar
 - Ex) node result = bits(mul(a_u32bit, b_u32bit), 31, 0); // uint * uint = uint



Issue – Result Type of Operation

- FIRRTL operation has its own rule for result type:
 - Result of bitwise operation (ie. And/Or/Xor) is always unsigned.
 - Result of Sub is always signed.
 - If one of operand in Add/Mult is signed, result is signed.
 - bits(), tail() operator results are always unsigned.
- Workaround: Explicitly cast the result back to the original type.



Issue - Dynamic Shifter

- dshl(n, e) and dshr(n, e) should have 'e' unsigned.
- Workaround: Force casting 'e' to unsigned.

- dshl(n, e) operator has internal limitation that bitwidth of 'e' should not be larger that 20 bit.
- Workaround: Force casting 'e' to 8-bit unsigned. Shifting from 0 up to 255 bits is practically enough.

Note: In C, behavior on negative value is undefined.



Issue – Multiplexer


- mux(s, t, f) requires both 't' are 'f' same type, either signed or unsigned.
- Workaround: Force casting 't' and 'f' to result type.
 - Ex) asSInt(mux(s, asSInt(t), asSInt(f)))



Future Work – Loop Pipelining


- Currently Loop body is scheduled in one cycle.
- How to implement Loop Pipelining?
 - Resource mapping? Ex) Register file or memory
 - Resource sharing? Ex) single multiplier II=5
 - Resource duplication? Ex) Use 5 single port memories to make II=1
 - How to support multi-cycle operator? Ex) Divider, Modulus, Multiplier, etc
 - How to provide technology library characteristic?

```
blur\_x.stencil(0, 0) = ((((((in.stencil(0, 0)*weight.tap.stencil(0, 0)) \\ + (in.stencil(1, 0)*weight.tap.stencil(0, 1))) \\ + (in.stencil(2, 0)*weight.tap.stencil(0, 2))) \\ + (in.stencil(3, 0)*weight.tap.stencil(0, 3))) \\ + (in.stencil(4, 0)*weight.tap.stencil(0, 4)))/(uint8)5)
```





Future Work – Automatic FIFO-Depth Calculation



Current solution:

in.fifo_depth(hw_output, 7);

Specify it manually.



7: maximum performance

>7: waste