

29/11/2022


Design Of Sequential Logic

* SR Flip Flop (Works or NAND and NOR Gates)

- The ~~NAND-gate~~ Flip Flop is a memory element which is used to store the outputs.
- It has Q and Q' as its outputs, which are always complementary to each other.
- If Q=1: Set state.
- If Q=0: Reset state.

* Types


1. SR Flip Flop (Set-Reset Flip Flop)




→	S	R	Q	Q'		NAND:
	1	0	0	1		X Y F
	1	1	0	1	(No change)	0 0 1
	0	1	1	0		0 1 1
	1	1	1	0	(No change)	1 0 1
	0	0	1	1	(Invalid state)	1 1 0

* SR Flip Flop with ~~SR~~ Clock


→	S	R	Q	Q'	
	1	0	0	1	
	1	1	0	1	(Memory)
	0	1	1	0	
	1	1	1	0	(Memory)
	0	0	Invalid		



S	R	Q	Q'
0	0	Invalid / Not used	
0	1	1	0
1	0	0	1
1	1	Memory ($Q_n \rightarrow Q_n'$ or $Q_n \rightarrow Q_n$)	




Clk	S	R	Q	Q'
0	X	X	Memory	
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used.	



Symbol.


2. JK Flip Flop



→ For $J=1, K=1$, Q and Q' rapidly change from (0,1) to (1,0) and so on. This is called Toggle state.

→	clk	J	K	Q	Q'
	0	X	X	Memory	
	1	0	0	Memory	
	1	0	1	0	1
	1	1	0	1	0
	1	1	1	Toggle state.	

→ JK Flip Flops are used at counters.




3. Data Flip Flop (DFF) (Data/Delay)


→ Constructed using the behaviour of SR Flip Flop.

→	clk	S	R	Q _n	Q _n '		clk	D	Q _n	Q _n '
	0	X	X	Memory			0	X	Memory	
	1	0	0	Memory			1	0	0	1
	1	0	1	0	1	⇒	1	1	1	0
	1	1	0	1	0		1	1	1	0
	1	1	1	# Invalid						

→ It works only when one input is a complement of the other input.



4. Toggle Flip Flop (TFF)



Clock	T	Q	Q'
0	X	Memory	Memory
1	0	Memory	Memory
1	1	Toggle	Toggle

* SR Flip to Conversion
 → E Truth

* Conversion:

1. SR Flip Flop to D Flip Flop:
 → Truth Table:

CLK	S	R	Q _{nt+1} (Q')
0	X	X	Memory
1	0	0	Memory
1	0	1	0
1	1	0	1
1	1	1	Invalid

→ Characteristic Table:

Q _n	S	R	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

→ Excitation Table:

Q _n	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

→ Conversion Table

D	Q_n	Q_{n+1}	S	R
(Truth Table)			(Excitation Table)	
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0

2. JK Flip Flop to D Flip Flop

→ Truth table:

clk	J	K	Q_{n+1}
0	X	X	Memory
1	0	0	Memory
1	0	1	0
1	1	0	1
1	1	1	Toggle

→ Characteristic Table

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

→ Excitation table:

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

→ Conversion Table:

D	Q _n	Q _{n+1}	J	K
	(Truth Table)		(Excitation Table)	
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0


★ Registers

- Collection of flip flops.
- Stores single bit digital data.
- n-bit → n Flip Flops.
- Operations: Fetch, Decode, Execute.

1. Shift Registers

- Capable of shifting binary data ~~to~~ in left or right directions.
- Output of one flip flop is the input of the next flip flop. They are connected in a chain so multiple inputs are not to be given.
- Only one clock is used (common for all flip flops).
- Types:


1) Serial In / Serial Out (Right Shift Register)



Ex. Data: 1 1 1 1 (LSB is the first bit taken)


Clk	Q ₃	Q ₂	Q ₁	Q ₀
Initially	0	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1

Timing diagram:



→ ① → ②

2) Left-Shift Register.




Data: 1111 (MSB is taken as the first bit)

clk	Q ₀	Q ₁	Q ₂	Q ₃
Initially	0	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1


3) Serial In / Parallel Out Shift Register.

→ Data is entered serially but output is taken parallelly.



4) Parallel In Serial Out Shift Register

- Loading is done first and the value is also always taken as 0.
- Shifting is done next and the value is taken as 1.




5) Parallel In Parallel Out Shift Register

6) Bidirectional Shift Register


- Data is shifted in both left and right directions.

★



- It is a sequential circuit used for counting purpose.


→



Up counter Down counter Up/Down Counter

0, 1, 2, ..., n n, ..., 2, 1, 0

- Asynchronous: Clock is provided separately. Also called ripple counter.
- Synchronous: One common clock is provided.





→ If $Q_A = 1 \Rightarrow Q_B = \text{Toggle}$

If $Q_A = 0 \Rightarrow Q_B = Q_A$

→ Truth Table:

	CLK	Q_B (MSB)	Q_A (LSB)	Decimal
	Initially	0	0	0
1 st	(↓)	0	1	1
2 nd	(↓)	1	0	2
3 rd	(↓)	1	1	3
4 th	(↓)	0	0	0 Reset

→ Timing Diagram:



	Clk	Q _C (MSB)	Q _B	Q _A (LSB)	Decimal
	Initially	0	0	0	0
1 st	(↓)	0	0	1	1
2 nd	(↓)	0	1	0	2
3 rd	(↓)	0	1	1	3
4 th	(↓)	1	0	0	4
5 th	(↓)	1	0	1	5
6 th	(↓)	1	1	0	6
7 th	(↓)	1	1	1	7
8 th	(↓)	0	0	0	0 Reset

→ Timing Diagram

