

DECODER

AIM:

To write the verilog program for 2:4 decoder circuit using the software.

SOFTWARE REQUIRED:

- Amd vivoda 2023.2
- Simulation tools

PROGRAM:

```
module decoder(a,d);  
input [1:0]a;  
output [3:0]d;  
assign d[0]=(~a[1])&(~a[0]);  
assign d[1]=(~a[1])&a[0];  
assign d[2]=a[1]&(~a[0]);  
assign d[3]=a[1]&a[0];  
endmodule
```

OUTPUT:

SIMULATION - Behavioral Simulation - Functional - sim_1 - decoder

decoder.v xUntitled 8* x

Scope

Sources

Objects

Protocol Instances

| Name | Value |
|--------|-------|
| a[1:0] | ZZ |
| d[3:0] | XXXX |

999,997 ps999,998 ps999,999 ps1,000,000 ps1,000,001 ps1,000,002 ps1,000,003 ps1,000,004 ps1,000,005 ps

ZZ

0001

0100

111000

Tcl ConsoleMessagesLog

Sim Time: 1000004 ps