SR FLIPFLOP

AIM:

To write the verilog program for SRflipflop circuit using the software.

SOFTWARE REQUIRED:

- > Amd vivoda 2023.2
- Simulation tools

PROGRAM:

```
module SRff(S, R, clk,rst,Q);
input S,R,clk,rst;
output reg Q;
always @(posedge clk or posedge rst)
begin

case ({S, R})

2'b00: Q <= Q;

2'b01: Q <= 1'b0;

2'b10: Q <= 1'b1;

2'b11: Q <= 1'bx;
endcase
end
```

endmodule

OUTPUT:

