

## T FLIPFLOP

### AIM:

To write the verilog program for Tflipflop circuit using the software.

### SOFTWARE REQUIRED:

- Amd vivoda 2023.2
- Simulation tools

### PROGRAM:

```
module Tff(T,clk,rst,Q);  
input T,clk,rst;  
output reg Q;  
always @(posedge clk or posedge rst)  
begin  
    if(T==0)  
        Q=1'b1;  
    else  
        Q=~Q;  
    end  
end  
endmodule
```

OUTPUT:

