

INDEX

S.I. No.	Date	Experiment	P. No.	Conduction & Result	Journal Submission	Sign
01	23/8/24	A] Realize 3-variable & 4-variable Boolean expressions, Simplify using K-map and implementing basic gates. B] Simulate and Verify the working of above expressions using VHDL.	1-3			
02	30/8/24	A] Design and Implement Half Adder and Full Adder using Basic Gates. B] Simulate and Verify the working of Half Adder & Full adder using VHDL.	4-6			
03	6/9/24	A] Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer. B] Simulate and verify the working of 8:1 multiplexer using VHDL.	7-9			
04.	19/10/24	A] Design and Implement the Binary to Gray Code Converter using Basic Gates. B] Simulate and Verify the working of Binary to Gray Code Converters using VHDL.	10-12			
05.	26/10/24	Design and Implement the Truth Table of 3-bit parity Generator and 4-parity Checkers with an even parity bit using Basic Gates.	13-15			

INDEX & EVALUATION

Sl.No.	Date	Experiment	P. No.	Conduction & Result	Journal Submission	Sign
06	9/11/24	A) Realize a J-K Master/Slave FF using NAND gates & Verify its truth table. B) Simulate & verify the working of D FF with positive edge triggering using VHDL.	16-18	16-18	16-18	
07	16/11/24	A) Realize Design & Implement a MOD-n ($n \leq 8$) synchronous UP Counter using J-K FF ICs. B) simulate and verify the working of mod-8 up counter using VHDL.	19-21	19-21	19-21	
08.	23/11/24	A) Design & Implement an Asynchronous Decade Counter IC to count up from 0 to n ($n \leq 9$) & demonstrate on 7-Segment Display (using ICF447). B) simulate & verify the working of switched tail counter using VHDL.	23-24	23-24	23-24	
09.						

Average : 100%

Lab IA Test : 100%

Final Marks : 100%

Signature of the Lab Incharge

Date:
Exp. No.

Exp. Title

Steps to turn on Vmware and Xilinx

Page No.

1. Turn on pc
2. Select Vmware on Desktop and double click.
3. Select windows 7 and click on power on button.
4. Select user from login window, Switch users → other users
Username:- user, Password:- KU1234 (NOT required)
5. Click on ISE Design Suite on desktop

6. Steps to execute program

Vmware workstation → Poweron → ISE Design Suite
New Project → location → Make new folder (your name → save) → Next

Family → spartan 3

Device → XC3S400

Package → PQ208

Speed → 5

Project → Preferred lang → VHDL

Simulators → isim

↓ Hierarchy → XC3S400 - SPQ208 [Right click → new source]

→ VHDL Module → Program name → Next → Define

Module → next) (Give your inputs & outputs)

Type ↓ program → save

Run synthesize xst (check system) → * Select implement

Right click on XC3S400 - PQ208

↓ Isim → simulators

↓ Run Behavioral model.

3-variable Boolean Expression

$$F(A, B, C) = \Sigma m(0, 2, 4, 5, 6, 7)$$

$$y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C + ABC$$

K-map


		BC	$\bar{B}C$	$B\bar{C}$	$B\bar{C}$	$\bar{B}\bar{C}$
		00	01	11	11	10
		A=0	1	0	0	1
		A=1	1	1	1	1
		4	5	13	14	6

Truth Table

A	C	y
0	0	1
0	1	0
1	0	1
1	1	1

$$y = A + \bar{C}$$

Circuit Diagram



4-variable Boolean Expression

$$P(A, B, C, D) = \Sigma m(0, 2, 5, 7, 8, 10, 13, 15)$$

$$y = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD + A\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + ABCD$$

Date: 28/8/24
Exp. No. 01 [A]

Exp. Title Realize 3-variable and 4-variable Boolean expressions, Simplify using K-map and Implementing Basic gates.

Page No.
01

Aim: Realize 3-variable and 4-variable Boolean expressions, Simplify using K-map and Implementing Basic Gates.

Apparatus Required

	SL.NO.	Component	Specification
	1	AND GATE	IC 7408
	2	OR GATE	IC 7432
	3	NOT GATE	IC 7404
	4	IC TRADDER GATE	-
	5	PATCH CORDS	-

Theory: Karnaugh maps are used to simplify real-world logic requirements so that they can be implemented using a minimum number of logic gates. A sum of products expression (SOP) can always be implemented using AND gates feeding into an OR gate, and product-of-sums expression (POS) leads to OR gates feeding into AND gate.

The POS expression gives a complement of the function (if P is the function so its complement will be \bar{P}). Karnaugh maps can also be used to simplify logic expressions in software design. Boolean conditions as used for example in conditional statements, can get very complicated, which makes the code difficult to read and to maintain. Once minimized, Canonical Sum-of-Products and Product-of-Sums expressions can be implemented directly using AND and OR logic operators.


K-Map

		cd	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
		AB	00	01	10	11
$\bar{A}\bar{B}$	00	1	0	0	1	0
$\bar{A}B$	01	0	1	1	0	0
AB	11	0	1	1	0	0
B	10	1	0	0	0	1

$$Y = \bar{B}\bar{D} + BD$$

Truth table

Truth table						
B	D	B'	D'	$B'D'$	BD	$B'D' + BD$
0	0	1	1	0	0	0
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	1	0	0	0	1	1

Circuit diagram

Applications of Karnaugh's map

- * They are used in design and implementation of Digital Circuits.
- * K-maps are useful for detecting and eliminating race condition.

Procedure


1. Make Sure that the given Components are working properly before Connecting to the trainers Circuit.
2. place the given Ic's in the sockets provided on the trainers Circuit.
3. Make the Connections as per the circuit diagram.
Now on the power Supply.
4. For the different Combinations of the inputs given in the truth table, and verify the outputs
~~in~~trainers kit.
5. Switch off the power supply and remove the connections.

Result :

3 variable and 4-variable Boolean expressions are simplified and verified using Basic gates


3-Variable Boolean Expression

Output:



4-Variable Boolean Expression

Output:



Date :
Exp. No. 01 [B]

Exp. Title Simulate and Verify the working
of above expressions Using VHDL.

A: Page No.

03

3-variable Boolean Expression

$$Y = A + \overline{C} \cdot C$$

entity three-variable-booleanExp

```
port (a,b,c : in STD_LOGIC; y_out : out STD_LOGIC);  
end three-variable-booleanExp;
```

architecture Behavioral of three-variable-booleanExp is
begin

$$y_out \leq (a \text{ or } (\text{not}(c)));$$

end Behavioral;

4-variable Boolean Expression

$$Y = \overline{BD} + BD$$

entity Fourr-variableBool-Exp is

```
port (a,b,c,d : in STD_LOGIC; y_out : out STD_LOGIC);  
end Fourr-variableBool-Exp;
```

architecture Behavioral of Fourr-variableBool-Exp is begin

$$y_out \leq ((\text{not}(b)) \text{ and } (\text{not}(d))) \text{ or } (b \text{ and } d);$$

end Behavioral;

Result :


Simulation and Verification of the working of
above expressions using VHDL is verified.

Half Adder

Truth Table

Cell No.	Input		Output	
	A	B	Sum	Carry
0	0	0	0	0
1	0	1	1	0
2	1	0	0	0
3	1	1	0	1


K-Map



$$\text{Sum} = \bar{A}\bar{B} + A\bar{B}$$

$$\text{Carry} = AB$$

Circuit diagram



Date: 30/8/24
Exp. No. 02 [A]

Exp. Title Design and Implement Half Adder and Full Adder using Basic Gates.

Page No. 04

Aim: Design and Implement Half Adder and Full Adder using Basic Gates

Apparatus Required

SL.NO.	Component	Specification
1	AND GATE	IC 7408
2	OR GATE	IC 7432
3	NOT GATE	IC 7404
4	IC TRAINER KIT	
5	PATCH CORDS	

Theory

Half Adder A half adder has two inputs, for the two bits to be added and two outputs one from the sum 's' and other from the carry 'c' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the XOR Gate the carry out from the AND gate.

Full Adder A full adder is a combinational circuit that from the arithmetic sum of inputs it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from XOR Gate, carry output will be taken from OR Gate.

Applications

- * They are used in computers, calculators and various digital measuring instruments.
- * They are used in digital processing devices.

Full AdderTruth Table

Cell NO.	Inputs			outputs	
	A	B	C	Sum	Carry
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	0
4	1	0	0	1	0
5	1	0	1	0	0
6	1	1	0	0	1
7	1	1	1	1	1

K-Map for sum: qui and qui noko koko koko koko koko koko koko

	$\bar{B}C\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$B\bar{C}$
\bar{A}	0 0 0 0	0 1 1 1	1 0 1 1	1 0 1 1
A	0 1 1 1	0 0 1 1	1 1 0 0	1 1 0 0

$$\text{Sum} = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\text{Sum} = \bar{A}\bar{B}\bar{C} + B\bar{C} + A(B\bar{C} + B\bar{C})$$

	$\bar{B}C\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$B\bar{C}$
\bar{A}	0 0 0 0	0 1 1 1	1 0 1 1	1 0 1 1
A	0 1 1 1	0 0 1 1	1 1 0 0	1 1 0 0

$$\text{Sum} = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\text{Sum} = \bar{A}\bar{B}\bar{C} + B\bar{C} + A(B\bar{C} + B\bar{C})$$

K-Map for carry: qui and qui noko koko koko koko koko koko koko

	$\bar{B}C\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$B\bar{C}$
\bar{A}	0 0 0 0	0 1 1 1	1 0 1 1	1 0 1 1
A	0 1 1 1	0 0 1 1	1 1 0 0	1 1 0 0

$$\text{Carry} = BC + AC + AB$$

Date : 04
Exp. No. 05

Exp. Title

Page No.

05


Procedure

1. Make sure that the given Components are working properly before connecting to the trainer's circuit.
 2. Place the given Ic's in the sockets provided on the trainer's circuit.
 3. Make the connections as per the circuit diagram. Now On the power supply.
 4. For the different combinations of the inputs given in the truth table, verify the output the traineikit
- Switch off the power supply and remove the connections.


Result

Half adder and full adder truth tables are verified.


Circuit diagram for full adder



Half Adder



Full Adder



Half Adder

entity half_Adder is

Port (a,b: in STD_LOGIC; carry, sum: out STD_LOGIC);
end half_Adder;

Architecture Behavioural of half_Adder is begin

Sum <= (not(a) and b) or (a and (not(b)));

Carry <= a and b;

end Behavioral;

Full Adder

entity FullAdder is

Port (a,b,c: in STD_LOGIC; sum, carry: out STD_LOGIC);
end Full Adder;

Architecture Behavioural of Full Adder is begin

Sum <= (not(c) and (a xor b)) or (c and (a xor b));

Carry <= (a and b) or (a and c) or (b and c);

end Behavioral;

Result

Simulation and verification of working of above expression using VHDL is verified.

Truth Table

	A	B	C	D	y	Implementation Table
0	0	0	0	0	1	$D_0 \oplus D_1$ 4
1	0	0	0	1	1	D_1 3
2	0	1	0	0	1	\overline{D}_2 2
3	0	1	1	0	0	D_3 1
4	1	0	0	0	0	D_4 15
5	1	0	1	0	1	\overline{D}_5 14
6	1	1	0	0	1	D_6 13
7	1	1	1	1	0	D_7 12

Date: 06/09/24

Exp. No. 03 [A]

Exp. Title A 4-variable logic expression, Simplify it using Entered Variable Map and realize the simplified logic exp using 8:1 MUX.

Page No. 07

Aim: Given a 4-variable logic expression, Simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer.

Apparatus Required

SL.NO	Component	Specification
1	8:1 MUX	IC 74151
2	NOT GATE	IC 7404
3	IC TRAINER KIT	-
4	PATCH CORDS	-


Theory

Entered variable Map K-Map is the best manual technique to solve Boolean equations, but it becomes difficult to manage when number of variables exceed 5 or 6. So, a technique called Variable Entriant Map (VEM) is used to increase the effective size of K-map. It allows a smaller map to handle large numbers of variables. This is done by writing output in terms of input.


Multiplexers It is a combinational circuit which have many data inputs and single output depending on control or select inputs. For N inputs lines, $\log n$ (base 2) selection lines, or we can say that for 2^n input lines, n selection lines are required. Multiplexers are also known as "Data selector, Parallel to serial Convertors, many to one circuit, universal logic circuit". Multiplexers are mainly used to increase amount of the data that can be sent over the network within certain amount of time and bandwidth.

4-variable function using IC 74151

8:1 Multiplexer using IC 74151



$$f(a, b, c, d) = m(0, 1, 4, 6, 9, 10, 12, 14)$$



Date : 24.4.

Exp. Title

Page No.

Exp. No. 10

08

Application

Multiplexers

- * Communication System
- * Telephone Network
- * Computer Memory

Entered Variable Map


- * It is commonly used to solve problems involving multiplexers.

Procedure

1. Make sure that the given components are working properly before connecting to the trainers circuit.
2. Place the given IC's in the sockets provided on the trainers circuit.
3. Make the connections as per the circuit diagram. Now on the power supply.
4. For the different combinations of the inputs given in the truth table, verify the outputs of the trainers kit. Switch off the power supply and remove the connections.

Result

Given function is verified using truth table.



Date : 18

Exp. No. 03 [B]

Exp. Title Simulate and Verify the working of 8:1 multiplexers using VHDL.

Page No. 09

entity Multiplexers is

Port (sel: in STD_LOGIC_VECTOR (2 downto 0));

d_0, d_1, d_2, d_3, d_4, d_5, d_6, d_7: in STD_LOGIC;

mux_out: out STD_LOGIC);

end Multiplexers;

architecture Behavioral of Multiplexers is begin

Process(sel,d_0,d_1,d_2,d_3,d_4,d_5,d_6,d_7)

begin

Case sel is

when "000" => mux_out <= d_0;

when "001" => mux_out <= d_1;

when "010" => mux_out <= d_2;

when "011" => mux_out <= d_3;

when "100" => mux_out <= d_4;

when "101" => mux_out <= d_5;

when "110" => mux_out <= d_6;

when "111" => mux_out <= d_7;

when others => null;

end Case;

end process;

end Behavioral;

Select lines	Inputs								Output		
A	B	C	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	
0	0	0	1	0	1	0	1	0	1	0	1
0	0	1	1	0	1	0	0	1	0	0	0
0	1	0	1	0	1	0	1	0	1	0	1
0	1	1	1	0	1	0	1	0	1	0	0
1	0	0	1	0	1	0	1	0	1	0	1
1	0	1	1	0	1	0	1	0	1	0	0
1	1	0	1	0	1	0	1	0	1	0	1
1	1	1	1	0	1	0	1	0	1	0	0

Truth Table

Cell No.	B_3	B_2	B_1	B_0	G_3	G_2	G_1	G_0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	1	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	0	0
5	0	1	0	1	0	1	0	1
6	0	1	1	0	0	1	0	0
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	0	0	0
9	1	0	0	1	1	0	0	1
10	1	0	1	0	0	1	1	1
11	1	0	1	1	0	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	0	0	0	1
15	1	1	1	1	1	0	0	0

K-Map

B_3	B_2	B_1	B_0	$B_3 \bar{B}_2$	$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 B_0$	$B_3 \bar{B}_0$
$B_3 \bar{B}_2$	00	01	11	10				
$\bar{B}_3 \bar{B}_2$	00	01	11	10	1	0	1	1
$\bar{B}_3 B_2$	01	11	10	10	1	1	0	0
$B_3 B_2$	11	10	10	10	0	0	0	0
$B_3 \bar{B}_1$	00	01	01	00	1	1	1	1
$\bar{B}_3 B_1$	01	11	10	10	1	0	0	0
$B_3 B_1$	11	10	10	10	0	0	0	0
$B_3 \bar{B}_0$	10	01	11	00	1	0	1	0

$$G_0 = B_0 \bar{B}_1 + \bar{B}_0 B_1$$

B_3	B_2	\bar{B}_3	\bar{B}_2	$\bar{B}_3 \bar{B}_2$	$\bar{B}_3 B_2$	$B_3 \bar{B}_2$	$B_3 B_2$	$B_1 B_2$	$B_1 \bar{B}_2$	$\bar{B}_1 B_2$	$\bar{B}_1 \bar{B}_2$	
$B_3 \bar{B}_2$	00	01	11	10	00	01	11	10	11	10	01	00
$\bar{B}_3 \bar{B}_2$	00	01	11	10	00	01	11	10	11	10	01	00
$\bar{B}_3 B_2$	01	11	10	10	01	11	10	10	01	11	10	01
$B_3 B_2$	11	10	10	10	11	10	10	10	01	11	10	01
$B_3 \bar{B}_1$	00	01	01	00	11	11	11	11	11	11	11	11
$\bar{B}_3 B_1$	01	11	10	10	11	01	01	01	01	01	01	01
$B_3 B_1$	11	10	10	10	11	01	01	01	01	01	01	01
$B_3 \bar{B}_0$	10	01	11	00	11	10	00	11	10	01	11	00

$$G_1 = B_2 \bar{B}_1 + \bar{B}_2 B_1$$

0124
[A]

Exp. Title Design and Implement the
Binary to gray Code Converter using
Basic gates.

Page No.
10

Aim: Design and implement the Binary to gray code
Converter using Basic gates.

Apparatus Required

	SL.NO.	Component	Specification
	1	AND GATE	IC 7408
	2	OR GATE	IC 7432
	3	NOT GATE	IC 7404
	4	IC TRAINER KIT	
	5	PATCH CORDS	

Theory : Binary Numbers is the default way to store numbers but in many applications, binary numbers are difficult to use and a variety of binary numbers is needed. This is where Gray codes are very useful.

Gray code has a property that two successive numbers differ in only one bit because of this property gray code does the cycling through various states with minimal effort.

Applications

- * Analog to digital Converters.
- * Used for error Correction in digital Communications.
- * Used in transmission of digital signals.

G2

R. 137 503

G30 at 100%
2

100

$$\begin{array}{cccccc} \cancel{B_1 B_0} & & & & & \\ B_3 B_2 & \cancel{B_1 B_0} & B_1 B_0 & B_1 B_0 & B_1 \bar{B}_0 \end{array}$$

$B_1 B_0$	$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 B_0$	$B_1 \bar{B}_0$
$B_3 B_2$	0 0	0 1	1 1	1 0

$\overline{B_3}\overline{B_2}$	00	0	1	3	2
$\overline{B_3}B_2$	1	1	1	1	1
01	4	5	2.7		6
$B_3\overline{B_2}$		12	13	15	14
10	1	1	1	1	10


$B_3 \bar{B}_2$							
0 0	0	1	1	0	3	1	2
$\bar{B}_3 B_2$							
0 1	4	5	4	6			
$B_3 B_2$	1	1	1	1	1	1	1
1 1	12	13	15	14			
$\bar{B}_3 \bar{B}_2$	1	1	1	1			
1 0	8	9	11	10			

$$G_2 = B_2 \bar{B}_3 + \bar{B}_2 B_3$$

$$C_{13} = B_3$$

and endures profound, life-long pain or the
of enduring pain to please a less than healthy

Circuit diagram




Date :	Exp. Title	Page No.
Exp. No.		11

Procedure

1. Make sure that the given Components are working properly before connecting to the trainer circuit.
2. Place the given IC's in the sockets provided on the trainer circuit.
3. Make the connections as per circuit diagram. Now on the power supply.
4. For the different combinations of the inputs given in the truth table, verify the outputs of trainers kit. Switch off the power supply and remove the connections.

Result

Binary to Gray code truth table is verified.



Two stations connected by a link.

Link times: 10 ms, 5 ms, 15 ms.

Data frames (diamond shapes) transmitted:

- 10 ms frame: 0000, 0001, 0010, 0011, 0100, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111.
- 5 ms frame: 0000, 0001, 0010, 0011, 0100, 0110, 0111, 1010, 1011, 1100, 1101, 1110, and 1111.
- 15 ms frame: 0000, 0001, 0010, 0011, 0100, 0110, 0111, 1010, 1011, 1100, 1101, 1110, and 1111.

~~10 ms frame is being sent to the left station.~~

[B]

Exp. Title Simplify and Verify the working of Binary to Grey Code Converters using VHDL.

Page No.

12/12

```
entity BinaryToGrey is
```

```
Port(b: in std_logic_vector(3 downto 0);  
g: out std_logic_vector(3 downto 0));
```

```
end BinaryToGrey;
```

Architecture Behavioral of BinaryToGrey is

begin

```
g(3)k=b(3);
```

```
g(2)<= b(3) XOR b(2);
```

```
g(1)<= b(2) XOR b(1);
```

```
g(0)<= b(1) XOR b(0);
```

end Behavioral;

Result :

Simplification and Verification of the working of Binary to Grey Code Converters using VHDL is Verified.

3-Bit parity Generator

Truth Table

Cell NO.	A	B	C	Par
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1


K-Map

		$\bar{B}c$	$\bar{B}\bar{C}$	$\bar{B}c$	Bc	$B\bar{C}$	
		0	0	1	1	1	0
\bar{A}	0	0	(1)	0	(1)		
	1	(1)	0	(1)	0		
		0	1	3	2		
		4	5	7	6		

$$\text{Par} = \bar{A}\bar{B}c + \bar{A}B\bar{C} + A\bar{B}c + AB\bar{C}$$

$$\text{Par} = \bar{A}\bar{B}c + B\bar{C} + A(Bc + \bar{B}c)$$

Circuit diagram



To generate out to next column two bits
at any place define 0 end at parity

Date : 26/10/24

Exp. No. 05

Exp. Title Design and Implement the truth table of 3-Bit Parity Generators and 4-bit Checkers with an even parity bit.

Page No.

13

Aim : Design and Implement the truth table of 3-Bit parity Generators and 4-bit checkers with an Even Parity bit using basic gates.

Apparatus Required

SL.NO	Component	Specification
1	AND GATE	IC 7408
2	OR GATE	IC 7432
3	NOT GATE	IC 7404
4	IC TRAINER KIT	-
5	PATCH CORDS	-

Theory : Majority of modern communication is Digital in nature i.e., it is a combination of 1's and 0's. The digital data is transmitted either through wires (in case of wired communication) or wireless. Even in an advanced mode of communication, there will be errors while transmitting data (due to noise).

The simplest of errors is corruption of a bit i.e., a 1 may be transmitted as a 0 or vice-versa. To confirm whether the received data is the intended data or not, we should be able to detect errors at the receiver.

The parity generating technique is one of the most widely used error detection techniques for the data transmission. In digital systems, when binary data is transmitted and processed, data may be subjected to noise so that such noise can alter 0s (of data bits) to 1s and 1s to 0s.

Hence, a parity Bit is added to the word containing data in orders to make numbers of 1s either even or odd.

4-Bit parity checker

Truth Table

Cell No.	A	B	C	D	Parity
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	0
15	1	1	1	1	1

The message containing the data bits along with parity bit is transmitted from transmitter to receiver.

At the receiving end, the number of 1s in the message is counted and if it doesn't match with the transmitted one, it means there is an error in the data. Thus, the parity bit is used to detect errors, during the transmission of binary data.

A parity generator is a combinational logic circuit that generates the parity bit in the transmitter. On the other hand, a circuit that checks the parity in the receiver is called Parity checker. A combined circuit circuit or device of parity generators and parity checkers are commonly used in digital systems to detect the single bit errors in the transmitted data.

The sum of the data bits and parity bits can be even or odd. In even parity, the added parity bit will make the total number of 1s an even number, whereas in odd parity, the added parity bit will make the total number of 1s an odd number.

Applications

- * Most widely used error detection technique for data transmission.
- * Used in digital systems and many hardware applications.
- * Used peripheral Component Interconnect (PCI) to detect errors.


K-Map

AB	CD	$\bar{E} \bar{D}$	$\bar{C} D$	$C \bar{D}$	$C D$
00	00	0	1	0	1
01	01	1	0	1	0
10	10	0	1	0	1
11	11	1	0	1	0

$$P_{ch} = \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}BCD + AB\bar{C}\bar{D} + ABC\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}CD$$

$$P_{ch} = \bar{A}\bar{B}(\bar{C}D + C\bar{D}) + \bar{A}B(\bar{C}D + \bar{C}\bar{D}) + AB(\bar{C}D + C\bar{D}) + A\bar{B}(\bar{C}\bar{D} + CD)$$

Circuit diagram




Procedure

1. Make sure that the given Components are working properly before connecting to the trainers circuit.
2. Place the given IC's in the sockets provided on the trainers circuit.
3. Make the Connections as per circuit diagram. Now on the power supply.
4. For the different combinations of inputs given in the truth table, verify the outputs of the trainers kit.
5. Switch off the power supply and remove the connections.

Result

Parity generators and checker truth tables are verified.



7410 Triple 3 Input NAND

Date : 09/11/24

Exp. No. OG [A]

Exp. Title Realize a J-K Master Slave
Flip Flop using NAND gates and Verify
its Truth Table.

Page No.

16

Aim : Realize a J-K Master Slave flip flop using NAND gates and verify its truth table.

Apparatus Required


SL.NO.	Component	Specification
1	NAND GATE (3 <i>i</i> /P)	IC 7410
2	NAND GATE (2 <i>i</i> /P)	IC 7400
3	IC TRAINER KIT	
4	PATCH CORDS	

Theory : Race Around Condition in JK Flip-flop - For JK flip flop, if $J=K=1$, and if $clk=1$ for a long period of time, then Q output will toggle as long as CLK is high, which makes the output of the flip-flop unstable or uncertain. This problem is called race around condition in JK flip flop. This problem (Race Around Condition) can be avoided by ensuring that the clock input is at logic "1" only for a very short time. This introduced the concept of Master slave JK flip flop.

The Master slave flip flop is basically a combination of two JK flip-flops connected together in a series configuration. Out of these, one acts as the "master" and the other as a "slave". The output from the master flip flop is connected to the two inputs of the slave flip flop whose output is fed back to inputs of the master flip flop.

In addition to these two flip-flops, the circuit also includes an inverter. The inverter is connected to clock pulse in such a way that the inverted clock pulse is given to the slave flip-flop. In other words

Circuit diagram



Truth Table

clock	J	K	Q _{initial}	Q _{final}	Comments
0	X	X	Q _n	Q _n	No change
Pulse	0	0	Q _n	Q _n	No change
Pulse	0	1	Q _n	0	Reset out
Pulse	1	0	Q _n	1	Set to 1
Pulse	1	1	Q _n	Q _n	Toggle out

If $CP=0$ for a master flip-flop, then $CP=1$ for a slave flip-flop and if $CP=1$ for master flip flop then it becomes 0 for slave flip flop.

Applications

- * Registers.
- * Counters.
- * Event detectors.

Procedures

1. Make sure that the given components are working properly before connecting to the trainers circuit.
2. Place the given IC's in the sockets provided on the trainers circuit.
3. Make the connections as per the circuit diagram.
Now on the power supply.
4. For the different combinations of the inputs given in the truth table, verify the outputs of the trainers kit.
5. Switch off the power supply and remove the connections.

Result

JK Master slave flip flop truth table is verified.

same value kind mode



signal I_n

~~d7~~ ~~o1~~ signal p1

9 1 Signal/Out

Date:

Exp. No. 06 [B]

Exp. Title Simulate and Verify the working of D Flip Flop with positive edge triggering using VHDL.

Page No.

18

```

entity D_FlipFlop is
    Port (clk,d: in STD_LOGIC;
          q : out STD_LOGIC);
end D_FlipFlop;

architecture Behavioral of D_FlipFlop is
begin
    process(clk)
    begin
        if (rising_edge(clk)) then
            q <= d;
        end if;
    end process;
end Behavioral;

```

~~Result~~

~~Simulation and verification of the working of D Flip Flop with positive edge triggering using VHDL is Verified.~~

Excitation Table

Present State (Q_n)	Next State (Q_{n+1})	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0
X	X	X	X

State Table

Q _C	Q _B	Q _A	Present State		Next State		Flip Flop Inputs					
			S _{C+1}	S _{B+1}	Q _{A+1}	J _C	K _C	J _B	K _B	J _A	K _A	
0	0	0	0	0	1	0	X	0	X	1	X	
0	0	1	0	1	0	0	X	1	X	X	X	
0	1	0	0	1	1	0	X	X	0	1	X	
0	1	1	1	0	0	1	X	X	1	X	1	
1	0	0	1	0	1	X	0	0	X	1	X	
1	0	1	1	1	0	X	0	1	X	X	1	
1	1	0	1	1	1	X	0	X	0	1	X	
1	1	1	0	0	0	X	1	X	1	X	1	

K-Map

J_A

\bar{Q}_C		$\bar{Q}_B \bar{Q}_A$				$\bar{Q}_B Q_A$				$Q_B \bar{Q}_A$				$Q_B Q_A$	
		0	1	0	1	0	1	1	0	1	0	1	1	0	1
\bar{Q}_C	0	1	X	X	1										
	1	1	X	X	1	2	3	4	5	6	7	8	9	10	11
\bar{Q}_C	1	1	X	X	1										

K_A

\bar{Q}_C		$\bar{Q}_B \bar{Q}_A$				$\bar{Q}_B Q_A$				$Q_B \bar{Q}_A$				$Q_B Q_A$	
		0	0	1	1	0	0	1	1	1	1	1	1	0	0
\bar{Q}_C	0	X	1	1	X	1	1	1	1	1	1	1			
	1	X	1	1	1	1	1	1	1	1	1	1	1	1	1
\bar{Q}_C	1	X	1	1	1	1	1	1	1	1	1	1	1	1	1

Now proceed to determine how coefficients

$J_A = 1$ give output 1 by setting $K_A = 1$

Date : 16/11/24

Exp. No. 07 [A]

Exp. Title Design and Implement a MOD- n (<8) synchronous UP Counter using J-K Flip Flop.

Page No.

19

Aim : Design and implement a MOD- n (<8) synchronous Up Counter using J-K Flip flop.

Apparatus Required

SL.NO.	Component	Specification
1	J-K Flip Flop	IC 7476
4	IC TRAINER KIT	
5	PATCH CORDS	

Theory The counters which use clock signal to change their transition are called "synchronous Counters".

This means the synchronous Counters depends on their Clock input to change state values. In Synchronous Counters, all flip flops are connected to the same clock signal and all flip flops will trigger at the same time.

The result of this synchronization is that all the individual output bits changing state at exactly the same time in response to the common clock signal with no ripple effect and therefore, no propagation delay.

Applications

- * Alarm clock, set AC timers, Set time in camera to take the picture, flashing light indicators in automobiles, Car parking control etc.
- * Mostly used in digital clocks and multiplexing circuits.
- * It is also used in digital to analog converters.

T_B

ஈடுகள் பெறுவதற்கு முன் இலக்ட்ரானிக் காப்பான் பெறுவதற்கு முன் இலக்ட்ரானிக் காப்பான் பெறுவதற்கு முன்

0	0	1	X	X
Q _C	0	1	3	2
Q _C	1	0	X	X

X	X	1	0
Q _C	0	1	3
Q _C	X	X	1

$$J_B = Q_n \quad K_B = Q_n$$


J_C என்ற பெற்றி பெறுவதற்கு முன் K_C என்ற பெறுவதற்கு முன்

0	0	0	1	0
Q _C	0	1	3	2
Q _C	X	X	X	X

X	X	X	X
Q _C	0	1	3
Q _C	0	1	0

$$J_C = Q_B Q_A \quad K_C = Q_B Q_A$$

Circuit diagram




Date:	Ex. Title	Page No.
Exp. No. 2		20

Procedure

1. Make sure that the given components are working properly before connecting to the trainer's circuit.
2. Place the given Ic's in the sockets provided on the trainer's circuit.
3. Make the connections as per the circuit diagram.
Now on the power supply.
4. For the different combinations of the inputs given in the truth table, verify the outputs of the trainer kit.
5. Switch off the power supply and remove the connections.

Result

Synchronous Counter truth table is verified.



Date :

Exp. No. 07 [B]

Exp. Title Simulate and Verify the working of mod-8 up Counter using VHDL.

Page No.

21

entity upCounter is

Port (clk : in STD-LOGIC;

q : buffer STD-LOGIC_VECTOR (2 downto 0) := "000");

end upCounter;

architecture Behavioral of upCounter is

begin

Process (clk)

begin

if (clk'event and clk='1') then

q <= q+1;

end if;


end process;

end Behavioral;

Result

Simulation and verification of the working of mod-8 up Counter using VHDL is verified.

Model - G



Date: 23/11/24

Exp. No. 08 [A]

Exp. Title Design and Implement an Asynchronous Counter using Decade Counter IC to Count up from 0 to n ($n \leq 9$) & Demonstrate on 7-Segment display

Page No.

22

Aim: Design and Implement an Asynchronous Counter using Decade Counter IC to Count up from 0 to n ($n \leq 9$) and Demonstrate on 7-Segment display (using IC 7447).

Apparatus Required

SL.NO	Component	Specification
1	BCD - 7 SEGMENT	IC 7447
4	IC TRAINER KIT	
5	PATCH CORDS	

Theory: Asynchronous stands for the absence of Synchronization. Something that is not existing or occurring at the same time. In asynchronous Ripple counters output of the first flip-flop is provided as the clock to the second flip-flop i.e., flip flop (FF) are not clocked simultaneously. Circuit is simpler, but speed is slow.





An Asynchronous counter can count using Asynchronous clock input. Counters can be easily made using flipflops. As the count depends on the clock signal, in case of an ~~Asynchronous~~ Counter, changing state bits are provided as the clock signal to the subsequent flip-flops. Those flip-flops are serially connected together, and the clock pulse ripples through the counter. Due to the ripple counters. An Asynchronous Counter can count $2^n - 1$ possible counting states.

Truth Table

An Configuration

CMB	1	H	CINA	A1	1	CBO	16	Vcc
R1	2	7	15	Nc	A2	2	7	15
R2	3	4	12	Gn	L1	3	4	14
Nc	9	9	11	Q0	RBO	4	4	13
Vcc	5	8	10	Qd	RBI	5	7	12
R3	6	9	Qb	A3	6	8	11	c
R4	4	5	Qc	QAC	7	3	10	d
				Qnd	8	9	9	e

Truth Table

Decimal No.	A	B	C	D	E	F	G	Seven Segment Display
0	1	1	1	1	1	1	0	
1	0	1	1	0	0	0	0	
2	0	0	1	1	0	1	0	
3	0	0	1	1	0	0	1	
4	0	1	1	1	0	0	1	
5	1	0	1	1	0	1	1	

Applications


- * Asynchronous Counters are used as frequency dividers.
- * Used for low power Applications and low noise emission.
- * Used in Ring and Johnson Counters.

Procedure

1. Make sure that the given Components are working properly before connecting to the trainers circuit.
2. Place the given IC's in the sockets provided on the trainers circuit.
3. Make the connections as per the circuit diagram.
Now on the power supply.
4. For the different combinations of the inputs given in the truth table, verify the outputs of the trainers kit.
5. Switch off the power supply and remove the connections.

Result

Asynchronous Counter truth table is verified.



at 4th rising edge count will be 1000
 at 5th rising edge count will be 1001
 at 6th rising edge count will be 1010
 at 7th rising edge count will be 1011
 at 8th rising edge count will be 1100
 at 9th rising edge count will be 1101
 at 10th rising edge count will be 1110
 at 11th rising edge count will be 1111
 at 12th rising edge count will be 1000
 at 13th rising edge count will be 1001
 at 14th rising edge count will be 1010
 at 15th rising edge count will be 1011

at 16th rising edge count will be 1100
 at 17th rising edge count will be 1101
 at 18th rising edge count will be 1110
 at 19th rising edge count will be 1111
 at 20th rising edge count will be 1000

at 21st rising edge count will be 1001
 at 22nd rising edge count will be 1010
 at 23rd rising edge count will be 1011
 at 24th rising edge count will be 1100
 at 25th rising edge count will be 1101
 at 26th rising edge count will be 1110
 at 27th rising edge count will be 1111
 at 28th rising edge count will be 1000

at 29th rising edge count will be 1001
 at 30th rising edge count will be 1010
 at 31st rising edge count will be 1011
 at 32nd rising edge count will be 1100
 at 33rd rising edge count will be 1101
 at 34th rising edge count will be 1110
 at 35th rising edge count will be 1111
 at 36th rising edge count will be 1000

at 37th rising edge count will be 1001
 at 38th rising edge count will be 1010
 at 39th rising edge count will be 1011
 at 40th rising edge count will be 1100
 at 41st rising edge count will be 1101
 at 42nd rising edge count will be 1110
 at 43rd rising edge count will be 1111
 at 44th rising edge count will be 1000

at 45th rising edge count will be 1001
 at 46th rising edge count will be 1010
 at 47th rising edge count will be 1011
 at 48th rising edge count will be 1100
 at 49th rising edge count will be 1101
 at 50th rising edge count will be 1110
 at 51st rising edge count will be 1111
 at 52nd rising edge count will be 1000

at 53rd rising edge count will be 1001
 at 54th rising edge count will be 1010
 at 55th rising edge count will be 1011
 at 56th rising edge count will be 1100
 at 57th rising edge count will be 1101
 at 58th rising edge count will be 1110
 at 59th rising edge count will be 1111
 at 60th rising edge count will be 1000

at 61st rising edge count will be 1001
 at 62nd rising edge count will be 1010
 at 63rd rising edge count will be 1011
 at 64th rising edge count will be 1100
 at 65th rising edge count will be 1101
 at 66th rising edge count will be 1110
 at 67th rising edge count will be 1111
 at 68th rising edge count will be 1000

entity JohnsonCounters is

Port (clk : In STD_LOGIC;

Count : buffer STD_LOGIC_VECTOR(0 to 3) := "0000");

end JohnsonCounters;

architecture Behavioral of JohnsonCounters

is begin

Process (clk)

begin

if (clk'event and clk='1') then

Count(0) <= not (Count(3));

for i in 0 to 2 loop

Count(i+1) <= count(i);

end loop;

end if;

end process;

end Behavioral;

Result

Simulation and verification of the working of switched tail Counter using VHDL is verified.