Gopala Dhar

27/37 Manish Nagar, Four Bungalows, Andheri W,

Mumbai (Maharashtra, INDIA) - 400053

Email-Id: dhargopala@gmail.com

Mobile No.: 9930350113 Alt Mob No.: 9419192948



CAREER OBJECTIVE

As an *Electronics Engineer*, in my Second Year, I've developed a urge for practical knowledge, be it working on algorithms or interfacing Sensors.

I Believe that **Automation** is the future and would like to pursue a Career in Automation with implementation of *Machine Learning* and *Neural Networks* along with *Computer Vision*.

I foresee its Implementation to solve Real Word issues and I would be gratified if I could help the World become a better Place.

ACADEMIC DETAILS

Examination	University/Board	Institute	Year	CGPA/%
Undergraduate	Autonomous	Sardar Patel Institute of Technology, Mumbai	2018	Pursuing
(4th Sem, Electronics) Undergraduate	(Mumbai University) Autonomous	Sardar Patel Institute of Technology, Mumbai	2017	10
(3rd Sem, Electronics) Undergraduate	(Mumbai University) Mumbai University	Sardar Patel Institute of Technology, Mumbai	2017	9.04
(1st Year, Electronics) Higher Secondary	CBSE	Delhi Public School, Jammu	2016	91.2
Matriculation	CBSE	Delhi Public School, Jammu	2014	10

PROJECTS AND COMPETITIONS

- 1. eYRC (2017)
- 2. Robocon (2016, 2017)
- 3. Land Mine Detection and Mapping (IICDC 2017)

TRAINING AND INTERNSHIP

- College Certified Course in LabVIEW
- College Certified Course in Verilog

RESEARCH PUBLICATIONS

1. BDR problem solving through SIMULINK and MATLAB has been taken up and outcome of results will be submitted for publication during this year

TECHNICAL SKILLS

- Possess hands on experience of Micro-controllers and Micro Computers such as Arduino, Raspberry Pi etc
- Indepth working knowledge of Image Processing through Open-CV
- Interfacing experience of a Host of Sensors including IR Arrays, Lidar Sensor, Ultrasonic Module etc
- Well versed with Pneumatics and DC motors including BLDC, Steppers and Servos
- Ability to design basic Circuits and Drivers
- Familiar with Languages: C, Python, VHDL, Verilog