

# DHARMA TEJA GURRAM

3<sup>rd</sup> year B.tech - EE  
North campus, IIT Mandi, Mandi, Himachal Pradesh- 175005, India

dharm925.github.io/portfolio  
dharm925 (github.com)  
Mobile : +91 9182436977  
gurramdharm925@gmail.com  
www.linkedin.com/in/dharm925

## PROJECTS

### JULY 2021 | RISC V Processor

A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful. A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful.

### JULY 2021 | X86 Processor

A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful. A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful.

### JULY 2021 | FPGA Neural Network

A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful. A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful.

### JULY 2021 | FPGA Image Processor

A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful. A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful.

### JULY 2021 | FPGA Snake Game

A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful. A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful.

## RELEVANT COURSES

Digital System Design, Analog Circuit Design, Device Electronics for IC, Applied Electronics, Network Theory, DS1 DS2 DS3

## SKILLS

### Languages

Python, Verilog, VHDL (Assertive), C, C++, Perl, TCL (Basics)

### Tools

Vivado, Vitis, Symica, Matlab, Logisim, LT Spice

### Architectures

8085, 8086, MIPS <clarity required>

### Boards

Zybo Z7, Ultrascale 4+, Raspberry pi, Arduino, 8086, <clarity required>

## EXPLORATIONS

### MEMRISTOR | Hardware Accelerator for Multiplications

A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful.

### Analog Computing | Neural Network ASIC computations

A Reduced Instruction Set Computer processor core based on the RISC V ISA and the MIPS or other microarchitecture. This is based on the real incidents so be careful.

Please visit my website to see more my works.

## EDUCATION

B.tech EE | 2020 – Present

CGPA : 8.55, IIT Mandi

Class 12<sup>th</sup> | 2020

CGPA : 9.96, Narayana Junior College

Class 10<sup>th</sup> | 2018

CGPA : 10, Narayana E.M. School