







- Open a web browser and go to https://www.edaplayground.com/
- · Create an account with your university email







General Structure:

```
always @(sensitivity list)
  statement;
```

Whenever the event in sensitivity list occurs, statement is executed




Combinational Logic using always



This hardware could be described with assign statements using fewer lines of code, so it's better to use assign statements in this case.








Statements that must be inside always statements:

```
-if / else
 -case, casez
// combinational logic using an always statement
module mux(input logic a, b, s
            output logic y);
  always comb // always @ (a, b, s) in Verilog
    if(s)
     v = a;
    else
     y = b;
endmodule
```








```
module sevenseg(input logic [3:0] data,
                output logic [6:0] segments);
  always comb
    case (data)
      //
                             abc defq
      0: segments =
                          7'b111 1110;
      1: segments =
                          7'b011 0000;
      2: segments =
                          7'b110 1101;
                          7'b111 1001;
      3: segments =
      4: segments =
                       7'b011 0011;
                          7'b101 1011;
      5: segments =
      6: segments =
                          7'b101 1111;
                       7'b111 0000;
      7: segments =
      8: segments =
                     7'b111 1111;
      9: segments =
                       7'b111 0011;
      default: segments = 7'b000 0000; // required
    endcase
endmodule
```

















endmodule





Blocking vs. Nonblocking Assignment

- <= is nonblocking assignment</p>
 - Occurs simultaneously with others
- = is blocking assignment
 - Occurs in order it appears in file



Rules for Signal Assignment



Synchronous sequential logic: use always_ff @ (posedge clk) and nonblocking assignments (<=)

```
always_ff @ (posedge clk)
  q <= d; // nonblocking</pre>
```

• Simple combinational logic: use continuous assignments (assign...)

```
assign y = a \& b;
```


- More complicated combinational logic: use always_comb and blocking assignments (=)
- Assign a signal in only one always statement or continuous assignment statement.



Finite State Machines (FSMs)




- Three blocks:
 - next state logic
 - state register
 - output logic





FSM Example: Divide by 3





The double circle indicates the reset state







```
module divideby3FSM (input logic clk,
                    input logic reset,
                    output logic q);
   typedef enum logic [1:0] {S0, S1, S2} statetype;
   statetype [1:0] state, nextstate;
   // state register
   always ff @ (posedge clk, posedge reset)
     if (reset) state <= S0;
     else state <= nextstate;
   // next state logic
   always comb
     case (state)
        S0: nextstate = S1;
        S1: nextstate = S2;
        S2: nextstate = S0;
        default: nextstate = S0;
     endcase
   // output logic
   assign q = (state == S0);
endmodule
```



Lab 4



 Copy and paste the following code to the left top window (testbench.sv)

```
module testbench4();
  logic [3:0] in;
  logic [1:0] out;
  // instantiate device under test
  priority_casez dut(in, out);

initial begin
    $dumpfile("dump.vcd"); $dumpvars;
    in = 4'b1101; #20;
    in = 4'b0111; #20;
    in = 4'b0010; #20;
    in = 4'b0001; #20;
    end
endmodule
```







 Copy and paste the following code to the right top window (design.sv)



Lab 4 – cont'd




- Select "Synopsys VCS 2021.09" in Tools & Simulators
- Add "+vcs+finish+100" to Run Options
- Check "Open EPWave after run"
- Click "Run" on the top menu













Lab Assignment



- Write a SystemVerilog module that implements the following FSM, which is a 1011 pattern recognizer.
- It has three inputs, clk, reset, and in and an one-bit output out.
- Use the testbench given in the next slide.
- Select "Synopsys VCS 2021.09" in Tools & Simulators
- Check "Open EPWave after run"
- Add "+vcs+finish+200" to Run Options
- Run
- Save and submit the link of your design to the Blackboard.
 - Click
 in the bottom window to copy the URL of your design.









 Copy and paste the following code to the left top window (testbench.sv)

```
module testbench();
  logic clk, rst, in;
 logic out;
 // instantiate device under test
 patterndet dut(clk, rst, in, out);
           // no sensitivity list, so it always executes
  always
    begin
      clk = 1; #5; clk = 0; #5;
    end
  initial begin
    $dumpfile("dump.vcd"); $dumpvars;
    in = 0; rst = 1; \#21; rst = 0; \#10
    in = 1; #30
   in = 0; #40
   in = 1; #10
    in = 0; #10
    in = 1; #40
    in = 0;
  end
endmodule
```



