


# Computer Organization

## **Sequential Gates**

# 1-Bit Register (Bit)

- The simplest form of sequential logic.
  - Simply uses a Mux and a DFF (data flip-flop)
- DFF loop back into the Mux using a clock
  - DFF is both the output of the gate and part of the input




```
12 CHIP Bit {
13     IN in, load;
14     OUT out;
15
16     PARTS:
17
18     Mux(a=dffOut, b=in, sel=load, out=muxOut);
19     DFF(in=muxOut, out=dffOut, out=out);
20 }
```

# 16-Bit Register (Register)

- Very similar to the previous, but handles 16-bit sequences
  - You've seen many of these so far...

Now it's just sequential


- Multiple of these will be used to create RAM



```
12 CHIP Register {
13     IN in[16], load;
14     OUT out[16];
15
16     PARTS:
17
18     Bit(in=in[0],load=load,out=out[0]);
19     Bit(in=in[1],load=load,out=out[1]);
20
21     ...
22
23     Bit(in=in[15],load=load,out=out[15]);
24 }
```

# 16-Bit Counter (PC)

- Used to navigate our future assembly code
  - i. Chooses to either select our current instruction or increment to the next
  - ii. Chooses between the former and the input to our gate (used to jump)
  - iii. Chooses between the former and **false** (used to reset to the beginning)




```
14 CHIP PC {
15   IN in[16],load,inc,reset;
16   OUT out[16];
17
18   PARTS:
19
20   Inc16( Your Code Here ); // Increments the Register Out (starts the loop)
21
22   Mux16( Your Code Here ); // Determines if we use the Register
23   | | | | | // Out or the Incremented Register Out
24
25   Mux16( Your Code Here ); // Determines if we use the Previous
26   | | | | | // Mux or the Gate Input
27
28   Mux16( Your Code Here ); // Determines if we use the Previous
29   | | | | | // Mux or Reset the counter (sets to 0)
30
31   Register( Your Code Here ); // Takes in the Previous Mux and a
32   | | | | | // True Load (goes back to the start)
33 }
```



# RAM


- All of the RAM chips work on a very similar principal
  - It is a decision of what Register to store data in (DMux → Registers → Mux)
- We start with RAM8 which is just a collection of Registers that all share a load and 16-bit sequence



```
13 CHIP RAM8 {  
14   IN in[16], load, address[3];  
15   OUT out[16];  
16  
17   PARTS:  
18  
19   DMux8Way(in=load, sel=address, a=load0, b=load1, c=load2, d=load3, e=load4, f=load5, g=load6, h=load7);  
20   Register(in=in, load=load0, out=out0);  
21  
22   ...  
23  
24   Register(in=in, load=load7, out=out7);  
25   Mux8Way16(a=out0, b=out1, c=out2, d=out3, e=out4, f=out5, g=out6, h=out7, sel=address, out=out);  
26 }
```

# RAM – cont.

- From there, RAM just builds as a collection of previous RAM chips.
  - RAM64 is just 8 RAM8 chips
  - RAM512 is just 8 RAM64 chips
    - These use an 8-Way DMux and Mux
  - RAM16K is just 4 RAM4K chips
    - These use a 4-Way DMux and Mux



```
13 CHIP RAM64 {
14   IN in[16], load, address[6];
15   OUT out[16];
16
17   PARTS:
18   // Put your code here:
19   DMux8Way(in=load, sel=address[3..5], a=load0, b=load1, c=load2, d=load3, e=load4, f=load5, g=load6, h=load7);
20   RAM8(in=in, load=load0, address=address[0..2], out=out0);
21
22   ...
23
24   RAM8(in=in, load=load7, address=address[0..2], out=out7);
25   Mux8Way16(a=out0, b=out1, c=out2, d=out3, e=out4, f=out5, g=out6, h=out7, sel=address[3..5], out=out);
26 }
```