



# Computer Architecture



Average Memory Access Time

---

- ▶ Average Memory Access Time (AMAT)

$$\text{AMAT} = \text{Hit time} + \text{Miss rate} \times \text{Miss penalty}$$

- ▶ Time to access a cache for both hits and misses



- 
- ▶ **Example: Find the AMAT for a cache with**
    - ▶ Cache access time (Hit time) of 1 cycle = 2 ns
    - ▶ Miss penalty of 20 clock cycles
    - ▶ Miss rate of 0.05 per access



- 
- ▶ Solution:
  - ▶  $AMAT = 1 + 0.05 \times 20 = 2 \text{ cycles} = 4 \text{ ns}$
  - ▶ Without the cache, AMAT will be equal to Miss penalty = 20 cycles

# Improving Cache Performance

Average Memory Access Time (AMAT)

$$\text{AMAT} = \text{Hit time} + \text{Miss rate} * \text{Miss penalty}$$

Used as a framework for optimizations

Reduce the Hit time

Small and simple caches

Reduce the Miss Rate

Larger cache size, higher associativity, and  
larger block size

Reduce the Miss Penalty

Multilevel caches

## Two-Level Cache Performance – 1/2

- ▶ Average Memory Access Time:

$$AMAT = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times \text{Miss Penalty}_{L1}$$

- ▶ Miss Penalty for L1 cache in the presence of L2 cache

$$\text{Miss Penalty}_{L1} = \text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2}$$

- ▶ Average Memory Access Time with a 2<sup>nd</sup> Level cache:

$$AMAT = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times (\text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2})$$

- ▶ Memory Stall Cycles per Instruction =

$$\text{Memory Access per Instruction} \times (AMAT - \text{Hit Time}_{L1})$$

## Two-Level Cache Performance – 2/2

- ▶ Average memory stall cycles per instruction =  
Memory Access per Instruction  $\times$  Miss Rate<sub>L1</sub>  $\times$   
(Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub>  $\times$  Miss Penalty<sub>L2</sub>)
- ▶ Average memory stall cycles per instruction =  
Misses per instruction<sub>L1</sub>  $\times$  Hit Time<sub>L2</sub> + Misses  
per instruction<sub>L2</sub>  $\times$  Miss Penalty<sub>L2</sub>
- ▶ Misses per instruction<sub>L1</sub> = MEM access per  
instruction  $\times$  Miss Rate<sub>L1</sub>
- ▶ Misses per instruction<sub>L2</sub> = MEM access per  
instruction  $\times$  Miss Rate<sub>L1</sub>  $\times$  Miss Rate<sub>L2</sub>

## Example on Two-Level Caches

- ▶ Problem:
  - ▶  $\text{Miss Rate}_{L1} = 4\%$ ,  $\text{Miss Rate}_{L2} = 25\%$
  - ▶ Hit time of L1 cache is 1 cycle and of L2 cache is 10 cycles
  - ▶ Miss penalty from L2 cache to memory is 100 cycles
  - ▶ Memory access per instruction = 1.25 (25% data accesses)
  - ▶ Compute AMAT and memory stall cycles per instruction



- 
- ▶ Solution:
  - ▶  $AMAT = 1 + 4\% \times (10 + 25\% \times 100) = 2.4 \text{ cycles}$
  - ▶ Misses per instruction in L1 =  $4\% \times 1.25 = 5\%$
  - ▶ Misses per instruction in L2 =  $4\% \times 25\% \times 1.25 = 1.25\%$
  - ▶ Memory stall cycles per instruction =  $5\% \times 10 + 1.25\% \times 100 = 1.75$
  - ▶ Can be also obtained as:  $(2.4 - 1) \times 1.25 = 1.75 \text{ cycles}$
- 

