

Advanced Computer Architecture



Tran Ngoc Thinh
HCMC University of Technology

http://www.cse.hcmut.edu.vn/~tnthinh/aca

dce 2010

Administrative Issues

Class

- Time and venue: Thursdays, 6:30am 09:00am, 605B4
- Web page:
 - http://www.cse.hcmut.edu.vn/~tnthinh/aca

Ref

Textbook:

- John Hennessy, David Patterson, Computer Architecture: A
 Quantitative Approach, 3rd edition, Morgan Kaufmann Publisher, 2003
- Stallings, William, Computer Organization and Architecture, 7th edition, Prentice Hall International, 2006
- Kai Hwang, Advanced Computer Architecture: Parallelism,
 Scalability, Programmability, McGraw-Hill, 1993
- Kai Hwang & F. A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill, 1989
- Research papers on Computer Design and Architecture from IEEE and ACM conferences, transactions and journals



Advanced Computer Architecture



Administrative Issues (cont.)

- Grades
 - 10% homeworks
 - 20% presentations
 - 20% midterm exam
 - 50% final exam



Advanced Computer Architecture

۰

dce 2010

Administrative Issues (cont.)

- Personnel
 - Instructor: Dr. Tran Ngoc Thinh
 - Email: tnthinh@cse.hcmut.edu.vn
 - Phone: 8647256 (5843)
 - Office: A3 building
 - Office hours: Thursdays, 09:00-11:00
 - TA: Mr. Tran Huy Vu
 - Email:vutran@cse.hcmut.edu.vn
 - Phone: 8647256 (5843)
 - Office: A3 building
 - · Office hours:



Advanced Computer Architecture

Course Coverage

- Introduction
 - Brief history of computers
 - Basic concepts of computer architecture.
- Instruction Set Principle
 - Classifying Instruction Set Architectures
 - Addressing Modes, Type and Size of Operands
 - Operations in the Instruction Set, Instructions for Control Flow, Instruction Format
 - The Role of Compilers



Advanced Computer Architecture

٠,

dce

Course Coverage

- Pipelining: Basic and Intermediate Concepts
 - Organization of pipelined units,
 - Pipeline hazards,
 - Reducing branch penalties, branch prediction strategies.
- Instructional Level Parallelism
 - Temporal partitioning
 - List-scheduling approach
 - Integer Linear Programming
 - Network Flow
 - Spectral methods
 - Iterative improvements



Advanced Computer Architecture

Course Coverage

- Memory Hierarchy Design
 - Memory hierarchy
 - Cache memories
 - Virtual memories
 - Memory management.
- SuperScalar Architectures
 - Instruction level parallelism and machine parallelism
 - Hardware techniques for performance enhancement
 - Limitations of the superscalar approach
- Vector Processors



Advanced Computer Architecture

٠.

dce 2010

Course Requirements

- Computer Organization & Architecture
 - Comb./Seq. Logic, Processor, Memory, Assembly Language
- Data Structures / Algorithms
 - Complexity analysis, efficient implementations
- Operating Systems
 - Task scheduling, management of processors, memory, input/output devices



Advanced Computer Architecture



Computer Architecture's Changing Definition

- ☐ 1950s to 1960s: Computer Architecture Course: Computer Arithmetic
- □ 1970s to mid 1980s: Computer Architecture Course: Instruction Set Design, especially ISA appropriate for compilers
- 1990s: Computer Architecture Course: Design of CPU, memory system, I/O system, Multiprocessors, Networks
- □ 2000s: Multi-core design, on-chip networking, parallel programming paradigms, power reduction
- □ 2010s: Computer Architecture Course: Self adapting systems? Self organizing structures? DNA Systems/Quantum Computing?



Advanced Computer Architecture

٠,


dce 2010

Computer Architecture

- Role of a computer architect:
- To design and engineer the various levels
 of a computer system to maximize
 performance and programmability within
 limits of technology and cost



Advanced Computer Architecture



The Task of Computer Designer

- determine what attribute are important for a new machine
- design a machine to maximize cost performance
- · What are these Task?
 - instruction set design
 - function organization
 - logic design
 - implementation
 - IC design, packaging, power, cooling....

– ...



Advanced Computer Architecture

History

- Big Iron" Computers:
 - Used vacuum tubes, electric relays and bulk magnetic storage devices. No microprocessors. No memory.
- Example: ENIAC (1945), IBM Mark 1 (1944)








Advanced Computer Architecture

40

dce 2010


History


- Von Newmann:
 - Invented EDSAC (1949).
 - First Stored Program Computer. Uses Memory.
- Importance: We are still using The same basic design.








Advanced Computer Architecture




























Technology constantly on the move! Num of transistors not limiting factor - Currently ~ 1 billion transistors/chip - Problems: · Too much Power, Heat, Latency · Not enough Parallelism 3-dimensional chip technology? - Sandwiches of silicon "Through-Vias" for communication On-chip optical connections? - Power savings for large packets The Intel® Core™ i7 microprocessor ("Nehalem") - 4 cores/chip - 45 nm, Hafnium hi-k dielectric 731M Transistors - Shared L3 Cache - 8MB L2 Cache - 1MB (256K x 4) Advanced Computer Architecture





Crossroads: Conventional Wisdom in Comp. Arch

- Old Conventional Wisdom: Power is free, Transistors expensive
- New Conventional Wisdom: "Power wall" Power expensive, Xtors free (Can put more on chip than can afford to turn on)
- Old CW: Sufficiently increasing Instruction Level Parallelism via compilers, innovation (Out-of-order, speculation, VLIW, ...)
- New CW: "ILP wall" law of diminishing returns on more HW for ILP
- Old CW: Multiplies are slow, Memory access is fast
- New CW: "Memory wall" Memory slow, multiplies fast (200 clock cycles to DRAM memory, 4 clocks for multiply)
- Old CW: Uniprocessor performance 2X / 1.5 yrs
- New CW: Power Wall + ILP Wall + Memory Wall = Brick Wall
 - Uniprocessor performance now 2X / 5(?) yrs
 - ⇒ Sea change in chip design: multiple "cores" (2X processors per chip / ~ 2 years)
 - More power efficient to use a large number of simpler processors rather than a small number of complex processors




Advanced Computer Architecture

Sea Change in Chip Design

- Intel 4004 (1971):
 - 4-bit processor,
 - 2312 transistors, 0.4 MHz,
 - 10 μm PMOS, 11 mm²chip
- RISC II (1983):
 - 32-bit, 5 stage
 - pipeline, 40,760 transistors, 3 MHz,
 - 3 μm NMOS, 60 mm² chip
- 125 mm² chip, 65 nm CMOS
 - = 2312 RISC II+FPU+lcache+Dcache
 - RISC II shrinks to ~ 0.02 mm² at 65 nm
 - Caches via DRAM or 1 transistor SRAM (www.t-ram.com)?
 - Proximity Communication via capacitive coupling at > 1 TB/s ?
 (Ivan Sutherland @ Sun / Berkeley)
- Processor is the new transistor?



Advanced Computer Architecture





The End of the Uniprocessor Era

Single biggest change in the history of computing systems



Advanced Computer Architecture

31

dce 2010

The End of the Uniprocessor Era

- Multiprocessors imminent in 1970s, '80s, '90s, ...
- "... today's processors ... are nearing an impasse as technologies approach the speed of light.."

David Mitchell, The Transputer: The Time Is Now (1989)

- Custom multiprocessors strove to lead uniprocessors
 - ⇒ Procrastination rewarded: 2X seq. perf. / 1.5 years
- "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2004)

- Difference is all microprocessor companies switch to multicore (AMD, Intel, IBM, Sun; all new Apples 2-4 CPUs)
 - ⇒ Procrastination penalized: 2X sequential perf. / 5 yrs
 - ⇒ Biggest programming challenge: 1 to 2 CPUs




Advanced Computer Architecture


Problems with Sea Change

- Algorithms, Programming Languages, Compilers, Operating Systems, Architectures, Libraries, ... not ready to supply Thread Level Parallelism or Data Level Parallelism for 1000 CPUs / chip
 - Need whole new approach
 - People have been working on parallelism for over 50 years without general success
- Architectures not ready for 1000 CPUs / chip
 - Unlike Instruction Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved without participation of computer architects
- PARLab: Berkeley researchers from many backgrounds meeting since 2005 to discuss parallelism
 - Krste Asanovic, Ras Bodik, Jim Demmel, Kurt Keutzer, John Kubiatowicz, Edward Lee, George Necula, Dave Patterson, Koushik Sen, John Shalf, John Wawrzynek, Kathy Yelick, ...
 - Circuit design, computer architecture, massively parallel computing, computer-aided design, embedded hardware and software, programming languages, compilers, scientific programming, and numerical analysis



Advanced Computer Architecture





Performance (Metric)

- Time/Latency: The wall clock or CPU elapsed time.
- Throughput: The number of results per second.

Other measures such as MIPS, MFLOPS, clock frequency (MHz), cache size do not make any sense.




Advanced Computer Architecture


Performance (Measuring Tools)


- Benchmarks:
- Hardware: Cost, delay, area, power consumption
- Simulation (at levels ISA, RT, Gate, Circuit)
- Queuing Theory
- Fundamental "Laws"/Principles



Advanced Computer Architecture







Price Verses Cost

- The relationship between cost and price is complex one
- The cost is the total amount spends to produce a product
- The price is the amount for which a finished good is sold.
- The cost passes through different stages before it becomes price.
- A small change in cost may have a big impact on price



Advanced Computer Architecture


4

Price vs. Cost

- Manufacturing Costs: Total amount spent to produce a component
 - Component Cost: Cost at which the components are available to the designer. It ranges from 40% to 50% of the list price of the product.
 - Direct cost (Recurring costs): Labor, purchasing scrap, warranty 4% 16 % of list price
 - Gross margin Non-recurring cost: R&D, marketing, sales, equipment, rental, maintenance, financing cost, pre-tax profits, taxes



Advanced Computer Architecture





Cost-effective IC Design: Price-Performance Design

- Yield: Percentage of manufactured components surviving testing
- Volume: increases manufacturing hence decreases the list price and improves the purchasing efficiency
- Feature Size: the minimum size of a transistor or wire in either x or y direction



Advanced Computer Architecture



Cost-effective IC Design: Price-Performance Design

- Reduction in feature size from 10 microns in 1971 and 0.045 in 2008 has resulted in:
 - Quadratic rise in transistor count
 - Linear increase in performance
 - 4-bit to 64-bit microprocessor
 - Desktops have replaced time-sharing machines



Advanced Computer Architecture


45

Cost of Integrated Circuits

▲ Manufacturing Stages:

The Integrated circuit manufacturing passes through many stage:

- Wafer growth and testing
- Wafer chopping it into dies
- ♣ Packaging the dies to chips
- ♣ Testing a chip.





Advanced Computer Architecture

Cost of Integrated Circuits









- **♣ Die:** is the square area of the wafer containing the integrated circuit
- **♣** See that while fitting dies on the wafer the small wafer area around the periphery goes waist
- **Cost of a die:** The cost of a die is determined from cost of a wafer; the number of dies fit on a wafer and the percentage of dies that work, i.e., the yield of the die.



Advanced Computer Architecture

47

dce 2010

Cost of Integrated Circuits

The cost of integrated circuit can be determined as ratio of the total cost; i.e., the sum of the costs of die, cost of testing die, cost of packaging and the cost of final testing a chip; to the final test yield.

Cost of IC=

die cost + die testing cost + packaging cost + final testing cost final test yield

 The cost of die is the ratio of the cost of the wafer to the product of the dies per wafer and die yield

Die cost

=

Cost of wafer

dies per wafer x die yield



Advanced Computer Architecture



Cost of Integrated Circuits

• The number of dies per wafer is determined by the dividing the wafer area (minus the waist wafer area near the round periphery) by the die area

Dies per wafer =

$$\frac{\pi \text{ (wafer diameter/2)}^2}{\text{die area}} = \frac{\pi \text{ (wafer diameter)}}{\sqrt{2 \text{ x die area}}}$$

Example: For die of 0.7 cm on a side, find the number of dies per wafer of 30 cm diameter

Answer:

```
[Wafer area / Die Area] - Wafer Waist area = \pi (30/2)2 / 0.49 - \pi (30) / \sqrt{(2 \times 0.49)} = 1347 dies
```



Advanced Computer Architecture

. .

dce 2010

Calculating Die Yield

- Die yield is the fraction or percentage of good dies on a wafer number
- Wafer yield accounts for completely bad wafers so need not be tested
- \bullet Wafer yield corresponds to on $\,$ defect density by α which depends on number of masking levels good estimate for CMOS is 4.0

DieYield = Wafer Yield
$$\times \left\{ 1 + \frac{\text{(Defect/Unit Area)} \times \text{Die Area}}{\alpha} \right\}^{-\alpha}$$

Example:

The yield of a die, 0.7cm on a side, with defect density of 0.6/cm2

$$= (1+[0.6\times0.49]/4.0)^{-4} = 0.75$$



Advanced Computer Architecture



Volume vs. Cost

 Rule of thumb on applying learning curve to manufacturing:

"When volume doubles, costs reduce 10%"

A DEC View of Computer Engineering by C. G. Bell, J. C. Mudge, and J. E. McNamara, Digital Press, Bedford, MA., 1978.

1990 1992 1994 1997 PC 23,880,898 33,547,589 44,006,000 65,480,000 WS 407,624 584,544 679,320 978,585 59 57 Ratio 65 67

- $2^{x} = 65 => X = 6.0$
- Since doubling value reduces cost by 10%, costs reduces to (0.9)^{6.0} = 0.53 of the original price.

PC costs are 47% less than workstation costs for whole market.



Advanced Computer Architecture

-5

dce 2010

High Margins on High-End Machines

- R&D considered return on investment (ROI) 10%
 - Every \$1 R&D must generate \$7 to \$13 in sales
- High end machines need more \$ for R&D
- Sell fewer high end machines
 - Fewer to amortize R&D
 - Much higher margins
- Cost of 1 MB Memory (January 1994):

PC \$40 (Mac Quadra)
WS \$42 (SS-10)
Mainframe \$1920 (IBM 3090)
Supercomputer \$600 (M90 DRAM)
\$1375 (C00 15 pg SPA

\$1375 (C90 15 ns SRAM)



Advanced Computer Architecture




Recouping Development Cost on Low Volume Microprocessors?

- Hennessy says MIPS R4000 cost \$30M to develop
- Intel rumored to invest \$100M on 486
- SGI/MIPS sells 300,000 R4000s over product lifetime?
- Intel sells 50,000,000 486s?
- Intel must get \$100M from chips (\$2/chip)
- SGI/MIPS can get \$30M from margin of workstations vs. chips vs. \$100/chip
- Alternative: SGI buys chips vs. develops them



Advanced Computer Architecture





Does Anybody Really Know What Time it is?

UNIX Time Command: 90.7u 12.9s 2:39 65%

- User CPU Time (Time spent in program): 90.7 sec
- System CPU Time (Time spent in OS): 12.9 sec
- Elapsed Time (Response Time = 2 min 39 sec =159 Sec.)
- (90.7+12.9)/159 * 100 = 65%, % of lapsed time that is CPU time. 45% of the time spent in I/O or running other programs



Advanced Computer Architecture

--

dce 2010

Time

CPU time

- time the CPU is computing
- not including the time waiting for I/O or running other program

User CPU time

- CPU time spent in the program

System CPU time

 CPU time spent in the operating system performing task requested by the program decrease execution time

CPU time = User CPU time + System CPU time



Advanced Computer Architecture



Performance

System Performance

- elapsed time on unloaded system

CPU performance

- user CPU time on an unloaded system



Advanced Computer Architecture

57

dce 2010

Two notions of "performance"

Plane	DC to Paris	Speed	Passengers	Throughput
Boeing 747	6.5 hours	610 mph	470	286,700
BAD/Sud Concorde	3 hours	1350 mph	132	178,200

Which has higher performance?

- ° Time to do the task (Execution Time)
 - execution time, response time, latency
- ° Tasks per day, hour, week, sec, ns. ..
 - throughput, bandwidth

Response time and throughput often are in opposition

ВК ТР.НСМ

Advanced Computer Architecture

Example

- Time of Concorde vs. Boeing 747?
 - Concord is 1350 mph / 610 mph = 2.2 times faster = 6.5 hours / 3 hours
- Throughput of Concorde vs. Boeing 747?
 - Concord is 178,200 pmph / 286,700 pmph = 0.62 "times faster"
 - Boeing is 286,700 pmph / 178,200 pmph = 1.6 "times faster"
- Boeing is 1.6 times ("60%")faster in terms of throughput
- Concord is 2.2 times ("120%") faster in terms of flying time



We will focus primarily on execution time for a single job

Advanced Computer Architecture

59



Computer Performance Measures: Program Execution Time (1/2)

- For <u>a specific program</u> compiled to run on <u>a</u> <u>specific machine (CPU)</u> "A", the following parameters are provided:
 - The total instruction count of the program.
 - The average number of cycles per instruction (average CPI).
 - Clock cycle of machine "A"



Advanced Computer Architecture



Computer Performance Measures: Program Execution Time (2/2)

- How can one measure the performance of this machine running this program?
 - Intuitively the machine is said to be faster or has better performance running this program if the total execution time is shorter.
 - Thus the inverse of the total measured program execution time is a possible performance measure or metric:

```
Performance_A = 1 / Execution Time_A
```

How to compare performance of different machines? What factors affect performance? How to improve performance?!!!!



Advanced Computer Architecture

6

Comparing Computer Performance Using Execution Time

To compare the performance of two machines (or CPUs)
 "A", "B" running <u>a given specific program</u>:

```
Performance_A = 1 / Execution Time_A

Performance_B = 1 / Execution Time_B
```

 Machine A is n times faster than machine B means (or slower? if n < 1):

```
Speedup = n = \frac{Performance_A}{Performance_B} = \frac{Execution Time_B}{Execution Time_A}
```



Advanced Computer Architecture

Example

For a given program:

Execution time on machine A: Execution_A = 1 second Execution time on machine B: Execution_B = 10 seconds

$$Speedup = \frac{Performance_{A}}{Performance_{B}} = \frac{Execution Time_{B}}{Execution Time_{A}}$$
$$= \frac{10}{1} = 10$$

The performance of machine A is 10 times the performance of machine B when running this program, or: Machine A is said to be 10 times faster than machine B when running this program.

The two CPUs may target different ISAs provided the program is written in a high level language (HLL)



Advanced Computer Architecture

62

dce

CPU Execution Time: The CPU Equation

bao gom

- A program is comprised of <u>a number of instructions executed</u>, <u>I</u>
 - Measured in: instructions/program
- The average instruction executed takes a number of cycles per instruction (CPI) to be completed.
 - Measured in: cycles/instruction, CPI
- CPU has a fixed clock cycle time C = 1/clock rate
 - Measured in: seconds/cycle
- CPU execution time is the product of the above three parameters as follows:

T =

· · ·

.

execution Time per program in seconds

Number of Average CPI for program CPU Clock Cycle instructions executed



Advanced Computer Architecture

CPU Execution Time: Example

- A Program is running on a specific machine with the following parameters:
 - Total executed instruction count: 10,000,000 instructions
 Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz. (clock cycle = $5x10^{-9}$ seconds)
- What is the execution time for this program:

CPU time = Seconds = Instructions x Cycles x Seconds
Program Program Instruction Cycle

CPU time = Instruction count x CPI x Clock cycle


= 10,000,000 x 2.5 x 1 / clock rate

 $= 10,000,000 x 2.5 x 5x10^{-9}$

= .125 seconds



Advanced Computer Architecture





Performance Comparison: Example

- From the previous example: A Program is running on a specific machine with the following parameters:
 - Total executed instruction count, I: 10,000,000 instructions
 - Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz.
- · Using the same program with these changes:
 - A new compiler used: New instruction count 9,500,000

New CPI: 3.0

- Faster CPU implementation: New clock rate = 300 MHZ
- What is the speedup with the changes?

Speedup	=	Old Execution Time	= _{ol}	x b	CPI _{old}	Х	Clock cycle _{old}
		New Execution Time	Ine	w X	CPI _{new}	Х	Clock Cycle _{new}

Speedup = $(10,000,000 \times 2.5 \times 5x10^{-9}) / (9,500,000 \times 3 \times 3.33x10^{-9})$ = .125 / .095 = 1.32



or 32 % faster after changes.

Advanced Computer Architecture

67

dce 2010

Instruction Types & CPI

 Given a program with n types or classes of instructions executed on a given CPU with the following characteristics:

 C_i = Count of instructions of type_i CPI_i = Cycles per instruction for type_i i = 1, 2, n

Then:

CPI = CPU Clock Cycles / Instruction Count I

Where:

$$CPU \ clock \ cycles = \sum_{i=1}^{n} (CPI_i \times C_i)$$

Instruction Count I = $\sum C_i$



Advanced Computer Architecture

Instruction Types & CPI: An Example

An instruction set has n= three instruction classes:

Instruction class CPI
A 1
B 2
C 3

Two code sequences have the following instruction counts:

Instruction counts for instruction class

Code Sequence A B C
1 2 1 2
2 4 1 1

- CPU cycles for sequence 1 = 2 x 1 + 1 x 2 + 2 x 3 = 10 cycles
 CPI for sequence 1 = clock cycles / instruction count = 10 /5 = 2
- CPU cycles for sequence 2 = 4 x 1 + 1 x 2 + 1 x 3 = 9 cycles
 CPI for sequence 2 = 9 / 6 = 1.5



Advanced Computer Architecture

6

dce 2010

Instruction Frequency & CPI

 Given a program with n types or classes of instructions with the following characteristics:

 C_i = Count of instructions of type_i

 CPI_i = Average cycles per instruction of type_i

F_i = Frequency or fraction of instruction type_i executed

= C_i / total executed instruction count = C_i / I

Then:


$$CPI = \sum_{i=1}^{n} (CPI_i \times F_i)$$


Fraction of total execution time for instructions of type $i = \frac{CPI_i \times F_i}{CPI}$




Advanced Computer Architecture

```
Instruction Type Frequency & CPI: A RISC Example
   Program Profile or Executed Instructions Mix
                                                        CPI<sub>i</sub> x F<sub>i</sub>
                    Base Machine (Reg / Reg)
                 Freq, F<sub>i</sub> CPI<sub>i</sub>
                                    CPI<sub>i</sub> x F<sub>i</sub>
       Op
   ALU
                   50%
                                        .5
                                                     23\% = .5/2.2
                    20%
                                                    45% = 1/2.2
    Load
                                       1.0
                                                    14% = .3/2.2
   Store
                   10%
                                       .3
                                                    18% = .4/2.2
                   20%
   Branch
                                 Sum = 2.2
           Typical Mix
      CPI = \sum_{i=1}^{n} (CPI_i \times F_i)
Advanced Computer Architecture
```









Example of Amdahl's Law

 Floating point instructions improved to run 2X; but only 10% of actual instructions are FP

ExTime_{new} = ExTime_{old} x
$$(0.9 + .1/2) = 0.95$$
 x ExTime_{old}

Speedup_{overall} = $\frac{1}{0.95}$ = 1.053



Advanced Computer Architecture

75

dce 2010

Performance Enhancement Calculations: Amdahl's

Law

 The performance enhancement possible due to a given design improvement is limited by the amount that the improved feature is used Amdahl's Law:

Performance improvement or speedup due to enhancement E:


 Suppose that enhancement E accelerates a fraction F of the execution time by a factor S and the remainder of the time is unaffected then:


Execution Time with E = ((1-F) + F/S) X Execution Time without E

Hence speedup is given by:



Advanced Computer Architecture







An Alternative Solution Using CPU Equation

Op	Freq	Cycles	CPI(i)	% Time
ALU	50%	1	.5	23%
Load	20%	5	1.0	45%
Store	10%	3	.3	14%
Branch	20%	2	.4	18%

 If a CPU design enhancement improves the CPI of load instructions from 5 to 2, what is the resulting performance improvement from this enhancement:

$$Old CPI = 2.2$$

New CPI =
$$.5 \times 1 + .2 \times 2 + .1 \times 3 + .2 \times 2 = 1.6$$



hich is the same speedup obtained from Amdahl's Law in the first solution.

Advanced Computer Architecture

dce

Extending Amdahl's Law To Multiple Enhancements

Suppose that enhancement E_i accelerates a fraction F_i of the execution time by a factor S_i and the remainder of the time is unaffected then:

Speedup =
$$\frac{\text{Original Execution Time}}{\left((1 - \sum_{i} \mathbf{F}_{i}) + \sum_{i} \frac{\mathbf{F}_{i}}{\mathbf{S}_{i}}\right) X_{\text{Original Execution Time}}}$$

Speedup =
$$\frac{1}{\left(\left(1 - \sum_{i} \mathbf{F}_{i}\right) + \sum_{i} \frac{\mathbf{F}_{i}}{\mathbf{S}_{i}}\right)}$$

Note: All fractions F_i refer to original execution time before the enhancements are applied.



Advanced Computer Architecture

dce Amdahl's Law With Multiple Enhancements: Example

 Three CPU performance enhancements are proposed with the following speedups and percentage of the code execution time affected:


Speedup₁ =
$$S_1$$
 = 10 Percentage₁ = F_1 = 20%
Speedup₂ = S_2 = 15 Percentage₁ = F_2 = 15%
Speedup₃ = S_3 = 30 Percentage₁ = F_3 = 10%

- While all three enhancements are in place in the new design, each enhancement affects a different portion of the code.
- · What is the resulting overall speedup?

Speedup =
$$\frac{1}{\left(\left(1 - \sum_{i} \mathbf{F}_{i}\right) + \sum_{i} \frac{\mathbf{F}_{i}}{\mathbf{S}_{i}}\right)}$$



Advanced Computer Architecture



Computer Performance Measures: MIPS Rating (1/3)

 For a specific program running on a specific CPU the MIPS rating is a measure of how many millions of instructions are executed per second:

MIPS Rating = Instruction count / (Execution Time x 10⁶)

- = Instruction count / (CPU clocks x Cycle time x 10⁶)
- = (Instruction count x Clock rate) / (Instruction count x CPI x 10⁶)
- = Clock rate / (CPI x 10⁶)
- Major problem with MIPS rating: As shown above the MIPS rating does not account for the count of instructions executed (I).
 - A higher MIPS rating in many cases may not mean higher performance or better execution time. i.e. due to compiler design variations.



Advanced Computer Architecture

۰

Computer Performance Measures: MIPS Rating (2/3)

- In addition the MIPS rating:
 - Does not account for the instruction set architecture (ISA) used.
 - Thus it cannot be used to compare computers/CPUs with different instruction sets.
 - Easy to abuse: Program used to get the MIPS rating is often omitted.
 - Often the <u>Peak MIPS rating</u> is provided for a given CPU which is obtained using a program comprised entirely of <u>instructions</u> <u>with the lowest CPI</u> for the given CPU design which <u>does not</u> <u>represent real programs</u>.



Advanced Computer Architecture

Computer Performance Measures: MIPS Rating (3/3)

- Under what conditions can the MIPS rating be used to compare performance of different CPUs?
- The MIPS rating is <u>only valid</u> to compare the performance of different CPUs provided that the following conditions are satisfied:
 - 1 The same program is used (actually this applies to all performance metrics)
 - 2 The same ISA is used
 - 3 The same compiler is used
 - ⇒ (Thus the resulting programs used to run on the CPUs and obtain the MIPS rating are identical at the machine code level including the same instruction count)



Advanced Computer Architecture

07

dce

A MIPS Example (1)

Consider the following computer:

Instruction counts (in millions) for each instruction class

Code from:	Α	В	С
Compiler 1	5	1	1
Compiler 2	10	1	1

The machine runs at 100MHz.

Instruction A requires 1 clock cycle, Instruction B requires 2 clock cycles, Instruction C requires 3 clock cycles.

 $\sum_{i=1}^{n} CPI_{i} \times C_{i}$



Note important formula!

CPI =

CPU Clock Cycles

Instruction Count

Instruction Count



Advanced Computer Architecture

CPI₁ = $\frac{[(5x1) + (1x2) + (1x3)] \times 10^6}{(5+1+1) \times 10^6} = 10/7 = 1.43$ MIPS₁ = $\frac{100 \text{ MHz}}{1.43} = 69.9$ $CPI_2 = \frac{[(10x1) + (1x2) + (1x3)] \times 10^6}{(10+1+1) \times 10^6} = 15/12 = 1.25$ MIPS₂ = $\frac{100 \text{ MHz}}{1.25} = 80.0$ So, compiler 2 has a higher MIPS rating and should be faster?

dce

A MIPS Example (3)

Now let's compare CPU time:

important formula! CPU Time =
$$\frac{CPU \text{ Time}}{Clock \text{ Rate}}$$

$$CPU \text{ Time}_1 = \frac{7 \times 10^6 \times 1.43}{100 \times 10^6} = 0.10 \text{ seconds}$$

CPU Time₂ = $\frac{12 \times 10^6 \times 1.25}{100 \times 10^6}$ = 0.15 seconds

Instruction Count \times CPI

Therefore program 1 is faster despite a lower MIPS!

ВК

Advanced Computer Architecture

Advanced Computer Architecture

Computer Performance Measures :MFLOPS (1/2)

- A floating-point operation is an addition, subtraction, multiplication, or division operation applied to numbers represented by a single or a double precision floatingpoint representation.
- MFLOPS, for a specific program running on a specific computer, is a measure of millions of floating pointoperation (megaflops) per second:

MFLOPS = Number of floating-point operations / (Execution time $\times 10^6$)

- MFLOPS rating is a better comparison measure between different machines (applies even if ISAs are different) than the MIPS rating.
 - Applicable even if ISAs are different



Advanced Computer Architecture

0.4

dce 2010

Computer Performance Measures :MFLOPS (2/2)

- Program-dependent: Different programs have different percentages of floating-point operations present. i.e compilers have no floating-point operations and yield a MFLOPS rating of zero.
- Dependent on the type of floating-point operations present in the program.
 - Peak MFLOPS rating for a CPU: Obtained using a program comprised entirely of the <u>simplest floating point instructions</u> (with the lowest CPI) for the given CPU design which <u>does not</u> <u>represent real floating point programs.</u>



Advanced Computer Architecture

🔛 CPU Benchmark Suites

- Performance Comparison: the execution time of the same workload running on two machines without running the actual programs
- Benchmarks: the programs specifically chosen to measure the performance.
- Five levels of programs: in the decreasing order of accuracy
 - Real Applications
 - Modified Applications
 - Kernels
 - Toy benchmarks
 - Synthetic benchmarks



Advanced Computer Architecture

02

dce 2010

SPEC: System Performance Evaluation Cooperative

- SPECCPU: popular desktop benchmark suite
 - CPU only, split between integer and floating point programs
- First Round 1989: 10 programs yielding a single number SPECmarks
- Second Round 1992: SPECInt92 (6 integer programs) and SPECfp92 (14 floating point programs)
- Third Round 1995
 - new set of programs: SPECint95 (8 integer programs) and SPECfp95 (10 floating point)
 - "benchmarks useful for 3 years"
 - Single flag setting for all programs: SPECint_base95, SPECfp_base95
- SPECint2000 has 12 integer, SPECfp2000 has 14 integer pgms
- SPECCPU2006 to be announced Spring 2006
- SPECSFS (NFS file server) and SPECWeb (WebServer) added as server benchmarks



Advanced Computer Architecture