## Computer Architecture

Average Memory Access Time

Average Memory Access Time (AMAT)

AMAT = Hit time + Miss rate × Miss penalty

Time to access a cache for both hits and misses

- Example: Find the AMAT for a cache with
  - Cache access time (Hit time) of I cycle = 2 ns
  - Miss penalty of 20 clock cycles
  - Miss rate of 0.05 per access

- Solution:
- $\blacktriangleright$  AMAT = I + 0.05 × 20 = 2 cycles = 4 ns
- Without the cache, AMAT will be equal to Miss penalty = 20 cycles

# Improving Cache Performance

```
Average Memory Access Time (AMAT)
      AMAT = Hit time + Miss rate * Miss
penalty
Used as a framework for optimizations
Reduce the Hit time
   Small and simple caches
Reduce the Miss Rate
   Larger cache size, higher associativity, and
   larger block size
Reduce the Miss Penalty
   Multilevel caches
```

#### Two-Level Cache Performance – 1/2

- Average Memory Access Time:
- $AMAT = Hit Time_{LI} + Miss Rate_{LI} \times Miss Penalty_{LI}$
- Miss Penalty for L1 cache in the presence of L2 cache Miss Penalty<sub>L1</sub> = Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> × Miss Penalty<sub>L2</sub>
- ▶ Average Memory Access Time with a 2<sup>nd</sup> Level cache:
- AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> × (Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> × Miss Penalty<sub>L2</sub>)
- Memory Stall Cycles per Instruction =
   Memory Access per Instruction × (AMAT − Hit Time<sub>L1</sub>)



### Two-Level Cache Performance – 2/2

- Average memory stall cycles per instruction = Memory Access per Instruction × Miss Rate<sub>L1</sub> × (Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> × Miss Penalty<sub>L2</sub>)
- Average memory stall cycles per instruction =  $Misses per instruction_{L1} \times Hit Time_{L2} + Misses$  per instruction<sub>L2</sub> ×  $Miss Penalty_{L2}$
- Misses per instruction<sub>L1</sub> = MEM access per instruction × Miss Rate<sub>L1</sub>
- Misses per instruction<sub>L2</sub> = MEM access per instruction × Miss Rate<sub>L1</sub> × Miss Rate<sub>L2</sub>

### Example on Two-Level Caches

#### Problem:

- Miss Rate<sub>L1</sub> = 4%, Miss Rate<sub>L2</sub> = 25%
- Hit time of L1 cache is 1 cycle and of L2 cache is 10 cycles
- Miss penalty from L2 cache to memory is 100 cycles
- Memory access per instruction = 1.25 (25% data accesses)
- Compute AMAT and memory stall cycles per instruction



- Solution:
- $\blacktriangleright$  AMAT = I + 4% × (I0 + 25% × I00) = 2.4 cycles
- ► Misses per instruction in LI = 4% × 1.25 = 5%
- Misses per instruction in  $L2 = 4\% \times 25\% \times 1.25 = 1.25\%$
- Memory stall cycles per instruction =  $5\% \times 10 + 1.25\% \times 100 = 1.75$
- ▶ Can be also obtained as:  $(2.4 1) \times 1.25 = 1.75$  cycles