ECEN 749- Microprocessor System Design Section 603

TA: Mr. Kunal Bharathi

LAB8

Interrupt-Based IR-remote Device Driver

Date of Performance: 10/31/2019

Student Name: Dhiraj Dinesh Kudva


UIN: 829009538

Introduction


The purpose of this lab to understand use of interrupts by implementing an interrupt driven circuit. This is done by adding an interrupt signal in the IR demodulator circuit and using that to provide interrupts to drive the circuit. The demodulation hardware is to be designed using FPGA and Verilog and the demodulated message must be software accessible (to show on Picocom console).

Design:

The below diagram represents the overall IR Demodulator to be designed in this lab. The Zynq processing system and IR demodulator will be configured on Vivado, while the IR receiver circuit would be hardware connected on the breadboard. The signal received form the breadboard will be decoded and shown on the terminal output. Demodulation logic is written inside the IR demodulator IP peripheral that is connected to the Zynq Processing System.



The connection for IR receiver signal is similar like to that done in LAB 7. The output from the hardware is checked on the Oscilloscope. (Vcc=+3.3 V.)



This lab an interrupt signal would also be created, so that the central processing unit need not continuously poll the input signal, but only process when an interrupt is ready.

Part 1: Adding interrupt signal in the Design Block

- 1. In this lab, as per the design of the IR receiver circuit shown above, the components must be connected on breadboard. Check the output (similar to LAB7)
- 2. Copy the lab 7 files in lab 8 directory. Update the IP repository for the IR demodulator so that the address is of the lab 8 directory.
- 3. Open "Edit in IP packager" by clicking on the IR demodulator, then open the axi.v file.
- 4. As the interrupt method is to be implemented instead of polling, an additional Interrupt signal is to be added. This is an output signal.
- 5. This interrupt signal is mapped to slv_reg2. The lower half of the bit is used to indicate the arrival of an interrupt (for control) and is writeable by the Verilog code. The upper half of the 32 bit slv_reg2 (for status) would be used by the user application to indicate that message is received and read.
- 6. Initially in order to test the interrupt, keep the signal as external and connect it to W15 pin as per the lab manual.
- 7. The logic must be added in the Verilog code indicating that when the signal gets high (after receiving the 12 bit message from the remote).
- 8. Update the ports and interfaces tab and merge changes.
- 9. Select the IR_interrupt under the ports and select interrupt under the 'Auto Infer Single Bit Interface'. Click on re-package IP.
- 10. Check the output of IR_interrupt and IR_signal on the oscilloscope.
- 11. Use picocom to view the output based on the modified C code to display the output.

Part 2: Plugging the interrupt as a soft signal.

- 1. In this part, the Interrupt signal must be connected to the PS.
- 2. Edit the PS IP and select 'Interrupts', check 'Fabric Interrupts', expand 'Fabric Interrupts', expand'PL-PS Interrupt Ports', check 'IRQ F2P[15:0]' and click 'OK'. Note: 61 is the interrupt id of the 'ir demod' IP.
- 3. Remove the external 'IR interrupt' signal port and connect the 'IR interrupt' on 'ir demod 0' to 'IRQ F2P[0:0]' of the Zynq PS IP using a wire. This will connect the interrupt signal to the PS.
- 4. Implement the device driver including this interrupt signal. The buffer must have capacity to store 100 messages. Semaphore condition must also be implemented to ensure that only a single process will opens the device file.
- 5. Create BOOT.bin file and update the device tree (.dts file) as per the IR demod and then update the .dtb file.
- 6. Create the devtest application to test the operation of device driver.

Program:

Verilog Code (IR_demod):

```
`timescale 1 ns / 1 ps
     module ir demod v1 0 S00 AXI #
           // Users to add parameters here
           // User parameters ends
           // Do not modify the parameters beyond this line
           // Width of S AXI data bus
          parameter integer C S AXI DATA WIDTH = 32,
           // Width of S_AXI address bus
          parameter integer C S AXI ADDR WIDTH = 4
     )
           // Users to add ports here
        output wire IR interrupt,
  input wire IR signal,
           // User ports ends
           // Do not modify the ports beyond this line
           // Global Clock Signal
           input wire S AXI ACLK,
           // Global Reset Signal. This Signal is Active LOW
           input wire S AXI ARESETN,
           // Write address (issued by master, acceped by Slave)
           input wire [C S AXI ADDR WIDTH-1: 0] S AXI AWADDR,
           // Write channel Protection type. This signal
indicates the
           // privilege and security level of the transaction,
and whether
           // the transaction is a data access or an instruction
access.
           input wire [2 : 0] S AXI AWPROT,
           // Write address valid. This signal indicates that
the master signaling
           // valid write address and control information.
           input wire S AXI AWVALID,
           // Write address ready. This signal indicates that
the slave is ready
          // to accept an address and associated control
signals.
           output wire S AXI AWREADY,
           // Write data (issued by master, acceped by Slave)
           input wire [C S AXI DATA WIDTH-1 : 0] S AXI WDATA,
```

```
// Write strobes. This signal indicates which byte
lanes hold
           // valid data. There is one write strobe bit for each
eight
           // bits of the write data bus.
           input wire [(C S_AXI_DATA_WIDTH/8)-1 : 0]
S AXI WSTRB,
           // Write valid. This signal indicates that valid
write
           // data and strobes are available.
           input wire S AXI WVALID,
           // Write ready. This signal indicates that the slave
           // can accept the write data.
           output wire S AXI WREADY,
           // Write response. This signal indicates the status
           // of the write transaction.
           output wire [1 : 0] S AXI BRESP,
           // Write response valid. This signal indicates that
the channel
           // is signaling a valid write response.
           output wire S AXI BVALID,
           // Response ready. This signal indicates that the
master
           // can accept a write response.
           input wire S AXI BREADY,
           // Read address (issued by master, acceped by Slave)
           input wire [C S AXI ADDR WIDTH-1: 0] S AXI ARADDR,
           // Protection type. This signal indicates the
privilege
           // and security level of the transaction, and whether
the
           // transaction is a data access or an instruction
access.
           input wire [2 : 0] S AXI ARPROT,
           // Read address valid. This signal indicates that the
channel
           // is signaling valid read address and control
information.
           input wire S AXI ARVALID,
           // Read address ready. This signal indicates that the
slave is
          // ready to accept an address and associated control
signals.
          output wire S AXI ARREADY,
           // Read data (issued by slave)
           output wire [C S AXI DATA WIDTH-1: 0] S AXI RDATA,
           // Read response. This signal indicates the status of
the
           // read transfer.
           output wire [1 : 0] S AXI RRESP,
```

```
// Read valid. This signal indicates that the channel
is
          // signaling the required read data.
          output wire S AXI RVALID,
          // Read ready. This signal indicates that the master
can
          // accept the read data and response information.
          input wire S AXI RREADY
     );
     // AXI4LITE signals
     reg [C S AXI ADDR WIDTH-1 : 0] axi awaddr;
     reg axi awready;
     reg axi wready;
     reg [1:0] axi bresp;
     reg axi bvalid;
     reg [C S AXI ADDR WIDTH-1 : 0] axi araddr;
     reg axi arready;
     reg [C_S_AXI_DATA_WIDTH-1 : 0] axi rdata;
     reg [1:0] axi rresp;
     reg axi rvalid;
     // Example-specific design signals
     // local parameter for addressing 32 bit / 64 bit
C S AXI DATA WIDTH
     // ADDR LSB is used for addressing 32/64 bit
registers/memories
     // ADDR LSB = 2 for 32 bits (n downto 2)
     // ADDR LSB = 3 for 64 bits (n downto 3)
     localparam integer ADDR LSB = (C S AXI DATA WIDTH/32) + 1;
     localparam integer OPT MEM ADDR BITS = 1;
     //-- Signals for user logic register space example
     //----
     //-- Number of Slave Registers 4
    wire slv reg rden;
     wire slv reg wren;
     reg [C S AXI DATA WIDTH-1:0] reg data out;
     integer byte index;
     // I/O Connections assignments
     assign S AXI AWREADY = axi awready;
     assign S AXI WREADY = axi wready;
     assign S_AXI_BRESP = axi_bresp;
assign S_AXI_BVALID = axi_bvalid;
     assign S AXI ARREADY = axi arready;
```

```
assign S_AXI_RDATA = axi_rdata;
assign S_AXI_RRESP = axi_rresp;
     assign S AXI RVALID = axi rvalid;
     // Implement axi awready generation
     // axi awready is asserted for one S AXI ACLK clock cycle
when both
     // S AXI AWVALID and S_AXI_WVALID are asserted. axi_awready
is
     // de-asserted when reset is low.
     always @( posedge S AXI ACLK )
     begin
        if ( S AXI ARESETN == 1'b0 )
         begin
            axi awready <= 1'b0;
          end
       else
         begin
            if (~axi awready && S AXI AWVALID && S AXI WVALID)
                // slave is ready to accept write address when
                // there is a valid write address and write data
                // on the write address and data bus. This design
                // expects no outstanding transactions.
                axi awready <= 1'b1;</pre>
              end
            else
              begin
                axi awready <= 1'b0;
              end
          end
     end
     // Implement axi awaddr latching
     // This process is used to latch the address when both
     // S AXI AWVALID and S AXI WVALID are valid.
     always @( posedge S AXI ACLK )
     begin
        if ( S AXI ARESETN == 1'b0 )
         begin
            axi awaddr <= 0;</pre>
          end
        else
          begin
            if (~axi awready && S AXI AWVALID && S AXI WVALID)
              begin
                // Write Address latching
                axi awaddr <= S AXI AWADDR;
              end
          end
```

```
end
```

```
// Implement axi wready generation
     // axi wready is asserted for one S AXI ACLK clock cycle
when both
     // S AXI AWVALID and S AXI WVALID are asserted. axi wready
is
     // de-asserted when reset is low.
     always @( posedge S_AXI_ACLK )
     begin
       if ( S AXI ARESETN == 1'b0 )
         begin
           axi wready <= 1'b0;
       else
         begin
           if (~axi wready && S AXI WVALID && S AXI AWVALID)
             begin
               // slave is ready to accept write data when
               // there is a valid write address and write data
               // on the write address and data bus. This design
               // expects no outstanding transactions.
               axi wready <= 1'b1;
             end
           else
             begin
               axi_wready <= 1'b0;</pre>
             end
         end
     end
     // Implement memory mapped register select and write logic
generation
     // The write data is accepted and written to memory mapped
registers when
     // axi awready, S AXI WVALID, axi wready and S AXI WVALID
are asserted. Write strobes are used to
     // select byte enables of slave registers while writing.
     // These registers are cleared when reset (active low) is
applied.
     // Slave register write enable is asserted when valid
address and data are available
     // and the slave is ready to accept the write address and
write data.
     assign slv_reg_wren = axi wready && S AXI WVALID &&
axi awready && S AXI AWVALID;
     reg instruction reset;
     always @( posedge S AXI ACLK )
     begin
```

```
if ( (S AXI ARESETN == 1'b0) || (instruction reset==1'b1)
)
         begin
          // slv reg0 <= 0;
          // slv reg1 <= 0;
           slv reg2[31:16] <= 0;
           //slv reg3 <= 0;
         end
       else begin
         if (slv_reg_wren)
           begin
             case (
axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
                2'h0:
                  for ( byte_index = 0; byte_index <=
(C S AXI DATA WIDTH/8)-1; byte index = byte index+1 )
                    if ( S AXI WSTRB[byte index] == 1 ) begin
                      // Respective byte enables are asserted as
per write strobes
                      // Slave register 0
                      //slv reg0[(byte index*8) +: 8] <=
S AXI WDATA[(byte index*8) +: 8];
                    end
                2'h1:
                  for (byte index = 0; byte index <=
(C S AXI DATA WIDTH/8)-1; byte index = byte index+1)
                    if ( S AXI WSTRB[byte index] == 1 ) begin
                     // Respective byte enables are asserted as
per write strobes
                      // Slave register 1
                      //slv reg1[(byte index*8) +: 8] <=
S_AXI_WDATA[(byte_index*8) +: 8];
                   end
               2'h2:
                  for (byte index = 2; byte index <=
(C S AXI DATA WIDTH/8)-1; byte index = byte index+1 )
                    if ( S AXI WSTRB[byte index] == 1 ) begin
                     // Respective byte enables are asserted as
per write strobes
                     // Slave register 2
                     slv reg2[(byte index*8) +: 8] <=</pre>
S AXI WDATA[(byte index*8) +: 8];
                   end
               2'h3:
                  for (byte index = 0; byte index <=
(C S AXI DATA WIDTH/8)-1; byte index = byte index+1 )
                    if ( S AXI WSTRB[byte index] == 1 ) begin
                     // Respective byte enables are asserted as
per write strobes
                     // Slave register 3
```

```
// slv reg3[(byte index*8) +: 8] <=
S AXI WDATA[(byte index*8) +: 8];
                    end
                default : begin
                          // slv reg0 <= slv reg0;</pre>
                          // slv_reg1 <= slv_reg1;</pre>
                         // slv reg2 <= slv reg2;
                          // slv reg3 <= slv_reg3;</pre>
                          end
              endcase
            end
       end
     end
     // Implement write response logic generation
     // The write response and response valid signals are
asserted by the slave
     // when axi wready, S AXI WVALID, axi wready and
S AXI WVALID are asserted.
     // This marks the acceptance of address and indicates the
status of
     // write transaction.
     always @( posedge S AXI ACLK )
     begin
       if ( S AXI ARESETN == 1'b0 )
         begin
           axi bvalid <= 0;
            axi bresp <= 2'b0;
         end
       else
         begin
            if (axi awready && S AXI AWVALID && ~axi bvalid &&
axi wready && S AXI WVALID)
             begin
                // indicates a valid write response is available
                axi bvalid <= 1'b1;</pre>
                axi bresp <= 2'b0; // 'OKAY' response</pre>
                                     // work error responses in
              end
future
            else
             begin
                if (S AXI BREADY && axi bvalid)
                  //check if bready is asserted while bvalid is
high)
                  //(there is a possibility that bready is always
asserted high)
                  begin
                    axi bvalid <= 1'b0;
                  end
              end
```

```
end
     end
     // Implement axi arready generation
     // axi arready is asserted for one S AXI ACLK clock cycle
when
     // S AXI ARVALID is asserted. axi awready is
     // de-asserted when reset (active low) is asserted.
     // The read address is also latched when S AXI ARVALID is
     // asserted. axi araddr is reset to zero on reset
assertion.
     always @( posedge S AXI ACLK )
     begin
       if ( S AXI ARESETN == 1'b0 )
         begin
           axi_arready <= 1'b0;</pre>
           axi araddr <= 32'b0;
         end
       else
         begin
           if (~axi arready && S AXI ARVALID)
             begin
                // indicates that the slave has acceped the valid
read address
               axi arready <= 1'b1;</pre>
                // Read address latching
                axi araddr <= S AXI ARADDR;</pre>
              end
           else
             begin
                axi arready <= 1'b0;</pre>
              end
         end
     end
     // Implement axi arvalid generation
     // axi rvalid is asserted for one S AXI ACLK clock cycle
when both
     // S AXI ARVALID and axi arready are asserted. The slave
registers
     // data are available on the axi rdata bus at this
instance. The
     // assertion of axi rvalid marks the validity of read data
     // bus and axi rresp indicates the status of read
transaction.axi rvalid
     // is deasserted on reset (active low). axi rresp and
axi rdata are
     // cleared to zero on reset (active low).
     always @( posedge S AXI ACLK )
```

```
begin
       if ( S AXI ARESETN == 1'b0 )
         begin
            axi rvalid <= 0;</pre>
            axi rresp <= 0;</pre>
         end
       else
         begin
            if (axi arready && S AXI ARVALID && ~axi rvalid)
                // Valid read data is available at the read data
bus
                axi rvalid <= 1'b1;</pre>
                axi rresp <= 2'b0; // 'OKAY' response</pre>
            else if (axi rvalid && S AXI RREADY)
              begin
                // Read data is accepted by the master
                axi rvalid <= 1'b0;</pre>
              end
         end
     end
     // Implement memory mapped register select and read logic
generation
     // Slave register read enable is asserted when valid
address is available
     // and the slave is ready to accept the read address.
     assign slv reg rden = axi arready & S AXI ARVALID &
~axi rvalid;
     always @(*)
     begin
            // Address decoding for reading registers
            case (
axi araddr[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB] )
              2'h0
                   : reg data out <= slv reg0;
              2'h1
                   : reg data out <= slv reg1;
                   : reg data out <= slv reg2;
                     : reg data out <= slv reg3;
              default : reg data out <= 0;</pre>
            endcase
     end
     // Output register or memory read data
     always @( posedge S AXI ACLK )
     begin
       if ( S AXI ARESETN == 1'b0 )
         begin
            axi rdata <= 0;
         end
       else
```

```
begin
           // When there is a valid read address (S AXI ARVALID)
with
           // acceptance of read address by the slave
(axi arready),
           // output the read dada
           if (slv reg rden)
             begin
                axi rdata <= reg data out;  // register read</pre>
data
              end
         end
     end
     // Add user logic here
reg [31:0] Main clock count; // Clock counter
    reg reduced clock; // Device counter
    assign reset = ~S AXI ARESETN; // Active Low Reset
    assign mainClock = S_AXI_ACLK; // System clock
    // Modifying mainClock for Counting
    always@(posedge mainClock) begin
    if (Main clock count == 1000 && ~reset) begin
    reduced clock <= 1;</pre>
    Main clock count <= 0;</pre>
    end
    else if (reset) begin
    Main clock count <= 0;
    reduced clock <= 0;</pre>
    end
    else begin
    Main clock count <= Main clock count + 1;
    reduced clock <= 0;</pre>
    end
    end
    reg prev main signal; // detect edge
    reg [31:0] msg select; // msg selector start, 1 or zero
    reg State; // msg bit
    reg [11:0] final msg; // 12 bit msg
    reg signal start; // start signal flag
    reg [31:0] number bits; // max 12 bits per msg
    reg flag count; // flag to start counting
    assign IR interrupt = slv reg2[0]; //assiging the status of
interrupt to the flag/
    always@(posedge reduced clock) begin
     if (slv_reg2[31])begin
                               //used to take the input from
the user space and clear the slv reg2
     slv reg2[15:0]<=0;
```

```
instruction reset <= 1'b1;</pre>
     end
     else if (instruction reset)begin
     instruction reset <=1'b0;</pre>
     end
else begin
    prev main signal <= IR signal;</pre>
    if (prev main signal && ~IR signal) begin
    // neg edge found, set the flag to start counting of start
bit
    flag count <= 1'b1;</pre>
    end
    else if (~prev main signal && IR signal) begin // if pos
edge then 1 bit is counted
    number bits <= number_bits + 1;</pre>
    flag count <= 1'b0;</pre>
    msg select <= 0;</pre>
    if (signal start && number bits >= 12) begin // once 12 bits
found, send it to the output
    slv reg0 <= final msg;</pre>
    slv reg1 <= slv reg1 + 1;</pre>
   slv reg2[0] <= 1;//interrupt is 1 for new messages.</pre>
    number bits <= 0;</pre>
    signal start <= 0;</pre>
    end
    else if (signal start && number bits < 12 && number bits !=
0) begin //if 12 bits not over, keeep reading the messages
    final_msg[11 - (number_bits - 1)] <= State;</pre>
    end
    end
    if (flag count && ~IR signal) begin
    msg select <= msg select + 1;</pre>
    // Start signal time of 2.3 ms, 0 signal time 0.6ms, 1
signal time 1.19ms.
    // Start signal low for 180 cycles
    // Zero Signal = 45 cycles
    // One Signal = 90 cycles
    if (msg select >= 20 && msg select <= 68) begin
    State <=0;
    end
    else if (msg select >= 69 && msg select <= 134) begin
    State <= 1;
    end
    else if (msg select >= 135 && msg select <= 250) begin
    signal start <= 1;</pre>
```

```
number_bits <= 0;
end
else begin
State <= 0;
end
end
end
end
end
end
end
end</pre>
```

C Code (dev test):

```
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <stdio.h>
#include <unistd.h>
#include <stdlib.h>
int main() {
     printf("IR Remote Device started\n");
     unsigned int message;
     char* msg Ptr = (char*) &message; //used to write 1 byte at a
time to message
     int fd; //file descriptor
     char input = 0;
     char* outputBuffer = (char*)malloc(200 * sizeof(char));
//enough to read all 100 messages because each message will be of
2 bytes
                               //open device file for reading and
writing
                               //user open to open 'dev/ir demod'/
     fd = open("/dev/driver", O RDWR);
     //handle error opening file
     if (fd == -1) {
          printf("Failed to open device file!\n");
     int i = 0;
     for (;;) {
```

```
//printf("Display messages since previous
iteration...\n\n");
          int bytesRead = read(fd, outputBuffer, 200); //read up
to 100 messages at a time
          for (i = 0; i < bytesRead / 2; i++) { //print all 100}
messages
               msq Ptr[0] = outputBuffer[i * 2];
               msg_Ptr[1] = outputBuffer[i * 2 + 1];
               msg Ptr[2] = 0;
               msg Ptr[3] = 0;
               printf("IR Demodulated Message Received: 0x%x\n",
message);
               if (message==0x490)
               {printf("Button pressed is VOLUME + \n");}
               else if (message==0xc90)
               {printf("Button pressed is VOLUME - \n");}
               else if (message==0x90)
               {printf("Button pressed is CHANNEL + \n");}
               else if (message==0x890)
               {printf("Button pressed is CHANNEL - \n");}
               else
               {printf("New button except from predefined ones
\n");}
          printf("\n");
          sleep(1); //sleep for () seconds
     close(fd);
     free(outputBuffer);
     return 0;
```

C code (Character Driver)

```
#include "irq_test.h"
/* This structure defines the function pointers to our functions for opening, closing, reading and writing the device file. There are lots of other pointers in this structure which we are not using, see the whole definition in linux/fs.h */
static struct file_operations fops = {
    .read = device_read,
    .write = device_write,
    .open = device_open,
    .release = device_release
};

void* virt addr; //virtual address pointing to ir peripheral
```

```
* This function is called when the module is
loaded and registers a
                      * device for the driver to use.
int my init(void)
     printk(KERN INFO "Mapping virutal address...\n");
     //map virtual address to multiplier physical address//use ioremap
     virt addr = ioremap(PHY ADDR, MEMSIZE);
     printk("Physical Address: 0x%x\n", PHY ADDR);
     printk("Virtual Address: 0x%x\n", virt_addr);
     /* Initialize the
semaphor we will use to protect against multiple
                                               users opening the
device */
     sema init(&sem, 1);
     Major = register chrdev(0, DEVICE NAME, &fops);
     if (Major < 0) {
          printk(KERN ALERT "Registering char device failed with
%d\n", Major);
          return Major;
     }
     printk(KERN INFO "Registered a device with dynamic Major number of
%d\n", Major);
     printk(KERN INFO "Create a device file for this device with this
command:\n'mknod /dev/%s c %d 0'.\n", DEVICE NAME, Major);
                  /* success */
     return 0;
}
* This function is called when the module is unloaded, it releases
* the device file.
void my cleanup(void)
{
     * Unregister the device
     unregister chrdev (Major, DEVICE NAME);
     printk(KERN ALERT "unmapping virtual address space...\n");
     iounmap((void*)virt addr);
}
```

```
/*
* Called when a process tries to open the device file, like "cat
* /dev/irq test". Link to this function placed in file operations
* structure for our device file.
static int device open(struct inode *inode, struct file *file)
{
     int irg ret;
     if (down interruptible(&sem))
           return -ERESTARTSYS;
     /* We are only allowing one process to hold the device file open
at
     a time. */
     if (Device Open) {
          up(&sem);
          return -EBUSY;
     Device Open++;
     /* OK we are now past the critical section, we can release the
     semaphore and all will be well */
     up(&sem);
     /* request a fast IRQ and set handler */
     irq ret = request irq(IRQ NUM, irq handler, 0 /*flags*/,
DEVICE NAME, NULL);
     if (irq_ret < 0) {
                                 /* handle errors */
          printk(KERN ALERT "Registering IRQ failed with %d\n",
irq ret);
          return irq ret;
     }
     try module get(THIS MODULE); /* increment the module use count
                                                  (make sure this is
accurate or you
                                                 won't be able to
remove the module
                                                 later. */
     msg Ptr = NULL;
     printk("Device has been opened\n");
     //allocating Head message with enough bytes to store 100 of
MESSAGE STRUC
     Head message = (MESSAGE STRUC*) kmalloc(100 *
sizeof(MESSAGE STRUC), GFP KERNEL);//MESSAGE STRUC is a structure of
two characters. We need two characters as it can have multiple bytes
like 0x490 \mid \mid passing the head pointer of that to Head message
```

```
return 0;
}
/*
* Called when a process closes the device file.
static int device release(struct inode *inode, struct file *file)
     Device Open--;
                         /* We're now ready for our next caller */
     free irq(IRQ NUM, NULL);
     /*
     * Decrement the usage count, or else once you opened the file,
     * you'll never get get rid of the module.
     module put(THIS MODULE);
     printk("Device has been closed\n");
     return 0;
}
* Called when a process, which already opened the dev file, attempts to
* read from it.
*/
static ssize t device read(struct file *filp,
                                                /* see
include/linux/fs.h */
     char *buffer, /* buffer to fill with data */
     size t length, /* length of the buffer
                                               */
     loff t * offset)
{
     int bytes read = 0;
     /* In this driver msg Ptr is NULL until an interrupt occurs */
     //wait event interruptible(queue, (msg Ptr != NULL)); /* sleep
until
     //interrupted */
     /*
     * Actually put the data into the buffer
     */
     int i = 0;
     //if we go past the amount of messages we've written
     /*if (length > counter * 2 || length > 200) {
          length = writeIndex * 2;
     } * /
     length = writeIndex * 2;
```

```
printk("Read %d messages since last checked...\n", length);
     writeIndex = 0;
     msg Ptr = (char*)Head message;
     for (i = 0; i < length; i++) {
           * The buffer is in the user data segment, not the kernel
segment
           * so "*" assignment won't work. We have to use put user
which
           * copies data from the kernel data segment to the user data
           * segment.
           */
           put user(*(msg Ptr++), buffer++); /* one char at a time...
*/
           bytes read++;
     }
     /* completed interrupt servicing reset
     pointer to wait for another
     interrupt */
     msg Ptr = NULL;
     * Most read functions return the number of bytes put into the
buffer
     */
     return bytes read;
}
* Called when a process writes to dev file: echo "hi" > /dev/hello
* Next time we'll make this one do something interesting.
static ssize t
device write(struct file *filp, const char *buff, size t len, loff t *
off)
{
     /* not allowing writes for now, just printing a message in the
     kernel logs. */
     printk(KERN ALERT "Sorry, this operation isn't supported.\n");
                          /* Fail */
     return -EINVAL;
}
irqreturn t irq handler(int irq, void *dev id) {
     //sprintf(msg, "IRQ Num %d called, interrupts processed %d
times\n", irq, counter++);
     printk(msg, "IRQ Num %d called, interrupts processed %d times\n",
irq, counter++);
```

```
//printk("%d...\n", counter);
     msg Ptr = (char*)Head message; //pointer array to the start of the
queue
     message = ioread32(virt addr + 0);// getting the 32 bit
demodulated data from the verilog module
     if (writeIndex == 100) {//every 100 messages we send a wake signal
                                       //reset writeIndex when it
becomes large
                                        /* Just wake up anything waiting
                                        for the device */
           //wake up interruptible(&queue);
           writeIndex = 0;
     }
     //head message[write-index].byte0 = (char *) (message);
     //head message[write-index].byte0 = ((char *) (message) +1);
     Head message[writeIndex].byte0 = byteBuff[0]; //write to the
message queue
     Head message[writeIndex].byte1 = byteBuff[1];
     writeIndex++;
     iowrite32(0x80000000, virt addr + 8); //clear the interrupt
     return IRQ HANDLED;
/* These define info that can be displayed by modinfo */
MODULE LICENSE ("GPL");
MODULE AUTHOR("Paul V Gratz (and others)");
MODULE DESCRIPTION ("Module which creates a character device and allows
user interaction with it");
/* Here we define which functions we want to use for initialization
and cleanup */
module init(my_init);
module exit(my cleanup);
```

Output:

Button pressed is CHANNEL + IR Demodulated Message Received: 0x90 Button pressed is CHANNEL + IR Demodulated Message Received: 0x90 Button pressed is CHANNEL + IR Demodulated Message Received: 0x90 Button pressed is CHANNEL + IR Demodulated Message Received: 0x90 Bu882... 883... tton pressed is CHANNEL + IR Demodulated Message Received: 0x90 Button pressed is CHANNEL + Display messages since previous iteration... Read 4 messages since last checked... IR Demodulated Message Received: 0xc2 New button except from predefined ones IR Demodulated Message Received: 0xc2 New button except from predefined ones Display messages since previous iteration... Read 10 messages since last checked... IR Demodulated Message Received: 0x890 Button pressed is CHANNEL -IR Demodulated Message Received: 0x890 Button pressed is CHANNEL -IR Demodulated Message Received: 0x890 Button pressed is CHANNEL -IR Demodulated Message Received: 0xc4c New button except from predefined ones IR Demodulated Message Received: 0xc4c New button except from predefined ones Display messages since previous iteration... Read 0 messages since last checked... Read 4 messages since last checked... IR Demodulated Message Received: 0xc90 Button pressed is VOLUME -IR Demodulated Message Received: 0xc90 Button pressed is VOLUME -

Result:

The interrupt was configured and measured using the hardware created in LAB 7 and by just adding a single interrupt signal in the block design. This interrupt signal then was soft configured and connected to the PS of Zynq board and then the messages were read when the interrupt flag was high and not by polling the input IR signal continuously. This offloads the CPU from continuous amount of polling work and saves a lot of CPU time. Slv_reg2 was used to store the interrupt information. The demodulated signal was then displayed on the screen.

Conclusion:

This lab helped in understanding the concept of interrupts using IR demodulator and the use of semaphore to avoid problem of multiple processes sharing the same resource.

Questions:

1. Contrast the use of an interrupt-based device driver with the polling method used in the previous lab.

In the interrupt method, an additional signal for interrupts is used. As soon as the message is received by the IR modulator, interrupt is generated, and the CPU is interrupted. This causes the process to jump to interrupt service routine to handle the message event interrupt. This reduces the overhead but is not fast enough as it has a higher response time.

In the polling method (performed in lab 7), the CPU continuously monitors the state of the peripheral to check if a new message has arrived. This wastes a lot of CPU cycles as the CPU is busy polling and can't be used for different cycles. However, the response time is small, that is it can respond faster to any sudden changes in the signal than the interrupt method as the interrupt method first generates the interrupt and then sends it to the CPU.

2. Are there any race conditions that your device driver does not address? If so, what are they and how would you fix them?

There are multiple race conditions possible with the device driver. The first condition is when two different programs are trying to access the same device driver or resources. In this case it would be the program attempting to get access to the received data.

Another race condition that might occur is when new message arrives while user is still reading previous data from the queue. To fix such a case we need to use semaphores.

3. If you register your interrupt handler as a 'fast' interrupt (i.e. with the SA INTERRUPT flag set), what precautions must you take when developing your interrupt handler routine? Why is this so? Taking this into consideration, what modifications would you make to your existing IR remote device driver?

Fast Interrupt Requests (FIQs) are a specialized type of Interrupt Request. FIQs are specific to the ARM CPU architecture, which supports two types of interrupts; FIQs for fast, low latency interrupt handling and Interrupt Requests (IRQs), for more general interrupts. An FIQ takes

priority over an IRQ in an ARM system. Also, only one FIQ source at a time is supported. This helps reduce interrupt latency as the interrupt service routine can be executed directly without determining the source of the interrupt. A context save is not required for servicing an FIQ since it has its own set of banked registers. This reduces the overhead of context switching. While developing a fast interrupt handler for this lab, we should make sure that the handler takes less computational power and time. This can be done by removing all printk statements and debugging variable storages.

4. What would happen if you specified an incorrect IRQ number when registering your interrupt handler? Would your system still function properly? Why or why not?

If an incorrect IRQ is specified when registering the interrupt, the CPU would jump to that incorrect handler when the interrupt occurs. Since this ISR is not designed to handle the actual interrupt, it wouldn't clear the interrupt status bit. This would cause the peripheral to not accept new data (peripheral design dependent). Also, since we are now executing a handler for some other IRQ, we may write to some other peripheral which may also cause unexpected results. Thus, both IR device driver and other Interrupt which is triggered may behave unexpectedly and cause potential errors.